# Georgia Institute of Technology School of Electrical and Computer Engineering 

## elRoy

A Systolic Processor Array

CompE 4510 Senior Design
Winter 1995

Darrell Stogner Craig Ulmer

## Table of Contents

| Background, Purpose, and Status | 1 |
| :--- | :---: |
| Fast Statistics | 2 |
| I. Theory: Systolic Array Theory | 4 |
| I. Theory: Matrix-Vector Multiplication | 6 |
| I. Theory: Discrete Convolution | 10 |
| II. Architecture: System Design and Architecture | 16 |
| III. Synthesis: Synthesis and Partitioning | 22 |
| IV. Programming: Programming elRoy | 25 |
| IV. Programming: Assembly Instruction Format | 26 |
| IV. Programming: Assembly Language Instructions | 27 |
| IV. Programming: Cell Microcode Format | 28 |
| IV. Programming: Translations Using the TIM Assembler | 29 |
| IV. Programming: Assembly Programs | 30 |
| V. Testing: Testing | 32 |
| V. Testing: Theoretical Speed Comparisons | 33 |
| Conclusions | 34 |
| Appendix A: Tim Assembly |  |
| Appendix B: Test Programs |  |
| Appendix C: Circuit Schematics |  |
| Appendix D: Bibliography |  |

## Background, Purpose, and Status

Traditionally, the rule of thumb for creating high speed computation bound programs falls to the saying DM/ND: Don't Multiply, Never Divide. Even with optimizations in hardware computation algorithms, the ALU's slowest operation is inevitably a form of multiplication or division. Since multiplications and divisions are necessary for a large percentage of computational problems, it would be beneficial to arrange the slowest operations in a way that the events could take place in parallel in order to minimize delay.

Systolic architectures allow such parallelism by breaking up computations, and arranging their execution in a way that costly operations occur at the same time. Although the amount of complexity in controlling the overall system increases largely, the benefits of parallel designs are worthy enough to warrant the added difficulty.

The purpose of this project is to exploit systolic architecture to find a faster means for working through high computation mathematical functions. The applications at which this project is geared towards are generally found within the Digital Signal Processing (DSP) domain of problems. The goals for this project include three specific applications that prove the array's design and advantages:

1. Discrete Convolution operation
2. Matrix and Vector Multiplication
3. Matrix and Matrix Multiplication

The systolic array of specialized processors designed in this project should be thought of as a side system much like a specialized coprocessor. For an actual implementation of this project, a main controller processor would perform normal computer tasks, while delegating specific computation tasks to the systolic array. This project uses a "simple" multi-cycle processor to handle the flow of operation and control of the systolic array.

All components of the system have been tested and synthesized to hardware. Due to the size of the project, the hardware emulators were not able to hold enough of the design to physically test our implementation. Since we were mainly interested in the theory of the design, we performed several rigorous test programs in the Synopsys VHDL environment to determine if cur design theories were correct. While the tests were not gate timing simulations, we were able to prove that our theories of design were correct and valid. While it would have been desirable to see the design fully running in hardware, we consider the concept to be more important than a physical implementation.

## Fast Statistics

## Overall

System:
Form:
Target Applications:
Data Width:
Instruction Width:
VHDL Design:
Synthesis Status:
Hardware Status:
Testing Status:

## Control Processor

Function:
Register file:
ALU:
PC OPs:

## Systolic Array

Array Dimension:
Flow:
Array Form:
Maximum Cells:
Data Inputs:
Cell Control:
Features:

Cell
Features:
elRoy
Systolic Processor Array, Additional multi-cycle control processor
High Computational Programming - DSP, Convolutions, Matrix
16-bit
32-bit
Structurally - Almost entirely to gate level
Entirely synthesized
Too large to fit anything of interest in emulator boards
VHDL Tested, All application goals assembled and tested

Flow Control, State Machine, Normal Ops
8 16-bit registers
Standard ops - Add,Sub,Stack,Or,Xor,Cmp,Copy
Jmp, Jsr, Rts, Ja,Je

Linear
Uni-directional
Adjustable -- Contains mutated Moving Results and mutated Fan Out
32 (Limited due to 16-bit architecture)
Serial Load and Broadcast Load
Single Microcode Instruction, Control Signals
Easily expandable

Flexible datapath based on Microcode Instruction
Adjustable FIFO Queue for inserting bubbles into array pipeline Cells are all identical structurally - easier to mass produce

## I. Theory

## Systolic Array Theory

There are several mathematical operations that require multiple calculations for each result. These calculations are often similar and can be done in parallel for a faster result. A systolic processor array takes advantage of this fact and breaks up the monotonous task of handling dara by allowing several specialized processors to munch on individual components of the data at the same time.

Perhaps the easiest example to view the beauty of a systolic array comes from the calculation of a matrix-vector multiplication. For each answer, several values must be multiplied and accumulated. A simple approach to building a system that implements this view is the fanout design (figure 1). For each result we multiply an entire row of the matrix by the vector's column, then add everything together with a specialized adder. Clearly, all of the multiplications for the particular result occur at the same time, minimizing the overall system's multiplication delay.


Although easier to build and track, the fan out approach suffers from a weakness in the result adder:

1. The adder will turn into a large amount of logic since it must add more than two numbers together.
2. The array will have to have a fixed number of cells. Since this prevents expandability, the number oc cells cannot be tailor picked to fit job requirements.

The next strategy for designing the array consists of breaking the adder up into small stages that can be implemented within each cell. In essence, this pipelines the cell array, allowing results to be generated as they work their way through the array. This topology is refered to as a moving results system(figure 2), since results move with input data through the cell array.


This topology requires more control effort, but removes the problems associated with the fan out approach. By manipulating how values are passed to the cells, we can implement a system that works as a long pipe and generates an output for each input. In this manner, we can easily expand the array to as many or as few cells as we require. An evolved version of the Moving Results implementation serves as the heart of elRoy's computational heart.

Other topologies for array configurations involve multidimensional arrangements of cells. Many of these designs involve careful timing models with bi-directional communication links between cells. Although the key to improving systolic array performance is to increase the dimension of the array, the practical features of parallel processing can be exploited with the simpler one dimensional array.

## Matrix-Vector Multiplication Theory

The multiplication of a matrix by a vector is significantly sped up by the use of a systolic array of processors. The parallelization of the process is limited by the number of processors in the link, and typically by the speed of the interface. The design chosen here lends itself to a particularly fast computational procedure, and is therefore limited only by the number of processors. In short, elRoy's architecture is highly suitable to matrix vector operations.

The first step is to understand how the matrix will be stored in the machine. The typical initial reaction is to store it row by row in an array. After consideration of the multiplication process, it was discovered that if the numbers were stored in the array column by column, instead of row by row, the multiplication could be computed with architecture compatible with the convolution operation. Once this had been determined, the algorithm was obvious:

Note: This assumes an M x N matrix, and an N length vector. See the Vector Multiplication Diagrams.

Initialization: All accumulators and all registers must be set to zero.

1) The $k^{\text {th }}$ element of the vector is parallel-loaded into the Cell register.
2) The $\mathrm{k}^{\text {th }}$ column of the matrix is loaded into the inputs of the systolic array sequentially.
3) The product of the two terms is calculated, and the result is added into the value held in the accumulator.
4) If $(\mathrm{k}==\mathrm{N})$ goto 5 , else goto 1 .
5) Note that at this point the values in the each accumulator correspond to one of the elements in your output vector. They are propagated through the accumulator into memory.

Note that the algorithm above assumes that you have at least M systolic processors.
In short, the vector multiplication algorithm works by accumulating answers in each cell. The procedure is illustrated in figure 3. The arrangement of loading the cells is described in figure 4.


Figure 3: Vector Multiplication Configuration


Figure 4: Vector Multiplication

If the number of rows in the matrix exceeds the total number of processors, then a control process must exist to process each column in chunks. This can be conveniently handled by the operating system. It will be necessary for the OS to efficiently break up the columns into blocks of manageable size, and to keep track of where each set of results needs to be stuck in the output vector. Another problem best handled by software is the fact that the final outputs as they are read off will be in reverse order. It is possible to place the results on a stack, and then pop them off one by one, but this is a needless waste of processor time. A good OS can place the output results into the correct memory address. Generally speaking, given a system with X systolic processors, and a matrix with M rows and N columns, the number of calculation steps to obtain the final product is:

$$
\operatorname{Trunc}\left(\frac{M}{X}\right) \bullet N
$$

The total speed is also affected by the time required to propagate the column elements through the processor array. This gives a final calculation time of:

$$
\left[\left(\operatorname{Trunc}\left(\frac{M}{X}\right)+1\right) \bullet N \bullet \text { cycle_speed }\right] \bullet[M \bullet \text { propagation_speed }]
$$

## Matrix-Matrix Multiplication

The Matrix-Matrix multiplication operation is essentially the Matrix-Vector multiplication problem placed within a loop. If we treat the columns of the second matrix as individual vectors, we can easily apply the above operation several times over to produce the proper results.

## Discrete Convolution Theory

To provide efficiency in computation as well as compatibility with other processor functions, the philosophy behind the discrete convolution operation is to treat the array of cells as a pipeline. Each cell focuses on a particular stage in the pipeline, while data is fed into the array serially. The result is an output for every cycle once the pipeline is fully initialized. In order to build the convolution, the fan out implementation was first examined.

In the fan out design, each of the cells is preloaded with a static value of H , and input X is fed serially from the left. In each cell, the shifting value X is multiplied by the cell's static value of H . The results of all cells are added together to produce one value of the output.

The range of H for this implementation is unfortunately limited to the number of cells in the system, assuming the convolution is a one pass algorithm. As well, for each zero value in the H equation, an entire cell must be wasted on a calculation that will always result in zero. Take for example the following equation.

$$
h[n]=A \delta[n]+0 \delta[n-1]+0 \delta[n-2]+B \delta[n-3]
$$

Implementing it on the initial design, the first cell would be loaded with A , the second 0 , the third 0 , and the fourth B. The zero coefficients make the second and third cells perform operations in which the result is already known.

In order to make better use of the cells, it is more efficient to simply place bubble stages in the data stream so zero terms do not waste cell computation time. To do the bubbling, a FIFO queue is placed in each cell that would delay the input from passing on to the next cell before the proper time has passed. The queue would have to be setup for each time the overall convolution is performed, but allows for a greater range of flexibility in the system. This idea is similar to placing a variable amount of NOP's in microprocessor code in order to fix timing sequences.

An acceptable approach to the problem of upgradability is to do the summations in small doses as the terms become available. elRoy's convolution strategy is to pass a running sum of terms through each stage and provide each stage with the appropriate values at the correct times.

The following equations illustrate the convolution process.

$$
\begin{gathered}
x[n]=A \delta[n]+0 \delta[n-1]+B \delta[n-2]+C \delta[n-3]+D \delta[n-4] \\
h[n]=E \delta[n]+F \delta[n-1]+G \delta[n-2]+H \delta[n-3] \\
y[\mathrm{n}]=\mathrm{x}[\mathrm{n}] * \mathrm{~h}[\mathrm{n}]
\end{gathered}
$$

Since $\mathrm{h}[\mathrm{n}]$ of the convolution can be thought of as a device that shifts and scales the output by $\mathrm{h}[\mathrm{n}]$ 's terms, the following table represents the output.


From this table, it is clear that there involves a good bit of symmetry in the output of the convolution. There are two basic keys to building the system. The first fact is that each column of the table has the same corresponding coefficient of $\mathrm{h}[\mathrm{n}]$. The second fact is that the coefficients of $\mathrm{x}[\mathrm{n}]$ are found in order vertically for each column. This brings about the idea that the $\mathrm{h}[\mathrm{n}]$ values may be serially loaded, and that if the operations were timed correctly, the values of $x[n]$ could be broadcast to all of the cells.


Figure 5: Discrete Convolution Configuration


Figure 6: Convolution Pipe

We apply the facts of the convolution to the following procedure, as illustrated in figures 5 and 6.

1) Zero all of the accumulators.
2) Slide $x[n]$ into the dynamic register of the cells so that the cells will appear with $A$ in the far right cell, and D in the far left cell. This is done by serial insertion.
3) Set up the zero bubbles. For this example this is done by instructing the second processor from the right to add one extra wait state (via the fifo queue) before it puts out and output.
4) Load the first value of $h[n]$ (or $E$ in this case) in parallel to all of the cell's static register.
5) Multiply the static register by the dynamic register in each cell, and add it to the accumulator of each cell.
6) Shift all of the accumulator values one step to the right. (i.e., into an accumulator or fifo)
7) Repeat from step 4 until all operations are done. This should be monitored by the control unit. The number of results $=$ length $(x)+$ length $(h)-1$.

Since $x[n] * h[n]=h[n] * x[n]$, the sequences $h[n]$ and $x[n]$ could also exchange roles in the above scenario. Ideally, the sequence that is longer, but still smaller than the number of cells should be held in the cells ( $\mathrm{x}[\mathrm{n}]$ in the previous scenario).

The largest benefit of the system is that an output is cranked out every cycle without a need for one large adding system. Additionally, the hardware is compatible with the other implemented matrix operations.

## II. Architecture

## System Design and Architecture

The architecture used to implement elRoy consists of a main controlling processor, a systolic linear array of cells, and a memory unit. Data values within the system are all 16-bit, two's compliment, integer numbers.

As mentioned earlier, the cells in the systolic array follow a form of the moving results architecture. However, since different operations require different architectures, elRoy's cells must allow a flexible and controllable datapath. The elRoy system achieves this by passing microcode words to cells as changes in the cell control are required. The main processor controls not only the configuration of the cells, but also the entire data flow for the overall system.

## Main Processor(figure 9)

The main processor is a small scale processor that interprets code and controls the whole system. It contains an ALU, an register file with 8 registers, a state machine that controls the system, and logic to handle bus arbitration and data flow. All components in the main processor were designed down to the gate level, except for the state machine. The state machine is a simple model with the normal Fetch,Decode, and Execute stages, along with additional stages for some cell operations.

## Cell Array

The cell array is a linear arrangement consisting of up to 32 identical cells. Each cell has a bank of dip switches determining the cell's local 5-bit address. An extra parallel load bit in the address indexing scheme allows the cells to all accept information from the same source.

## Individual Cell(figure 8,10)

An individual cell contains the logic to determine if it is being spoken to by the main processor, as well as the ability to interpret micro-code instructions. The cell contains two registers RA and RB that hold the 16 -bit data values that are to be multiplied. The RA register serves as a means of serial loading from the previous register, while the RB register reads 16-bit data values broadcast to all cells. The result of the multiplication can be accumulated, added to the previous cell's accumulator value, or simply passed along to the next cell. A FIFO queue can additionally be used to add delay stalls to the passing of results. The FIFO queue has an adjustable value of up to 7 stalls between cells. Components for the cell were all originally written exclusively to the gate level. To optimize the synthesis process, the adder and multiplier units were changed to simple VHDL models.

## Memory

Memory consists of two 32-bit data pathways to the main processor, as well as some standard memory control signals. While the original model consisted of a signal 32-bit bi-directional data pathway, the model was changed to two uni-directional 32-bit pathways for simplicity and clarity. The memory can only access even addresses, since elRoy only deals in 16-bit data values.


Figure 7: elRoy Flow Diagram


Figure 8: Individual Cell


Figure 9: Main Processor Components


Figure 10: Cell Components

## III. Synthesis

## Synthesis and Partitioning

The synthesis process involves taking a high level VHDL description of an ASIC design and translating it into gate-level netlists. The gate-level netlists are modeled in various technology libraries. These net-lists can then be exported to hardware for the purpose of testing. The Synopsys VHDL Compiler can be used to synthesize ASICs.

The synthesis can be optimized for a variety of factors such as speed, area and power consumption. Constraints are used to control which factors the compiler emphasizes. Speed or timing constraints are used to specify maximum delay through a particular path (usual the critical path). The compiler will usually attempt to get as close as possible to the specified goal. Area constraints specify the maximum amount of space a design is allowed to take up. This is usually given in term of a total gate count. Power constraints refer to the maximum amount of power the ASIC can dissipate.

Synthesis libraries contain information that the compiler needs in order to best create a netlist for a given design. Technology libraries contain much information, including the area, propagation delay and power consumption of a given cell. This information allows the compiler to make the correct choices based on the operating constraints.

In elRoy, the synthesis process was relatively straightforward. Our initial design was in most places taken down to the gate level. The one exception, the shift-add multiplier, was replaced by the synthesis multiplier for speed purposes. In most cases this made synthesizing elRoy easier. Still, since this was such a new process problems arose that required resynthesizing.

After running through the synthesis tutorial, we started off by synthesizing the lower level components using the design compiler. We worked our way up the design slowly until the full design had been synthesized. At this point, much time was spent attempting to translate the synthesized netlists back into the sge environment. Unfortunately the symbol library for the Xylinx parts was corrupted.

It was discovered that the xblocks synthetic library was not supported yet by the partitioning software, so the design was resynthesized. It was then discovered that using the FPGA compiler would generate better results. Unfortunately an old .synopsys_dc.setup was used and the xblocks synthetic library was still in the file. The design was synthesized yet again using the FPGA compiler with no xblocks.

At this point a week was spent mopping up the original design (a state machine had been added, and much debugging had taken place since the beginning of the quarter). The new design was then resynthesized. The partitioning software had not yet been installed, so some tirne was spent generating . $m r a$ and . $\operatorname{sim}$ files from the synthesized design, and then testing these files. Only limited testing was done before the partitioning software was installed (i.e. the multiplier and adder in the cell).

Another unfortunate problem was found at this point. The naming convention used by Xylinx for the gate level parts was found to be the exact same naming convention used by us (part name, inputs and outputs). Using search and replace on all our VHDL files fixed this problem, and the design was resynthesized yet another time.

We then used silicon concepts partitioning software. The software essentially takes a netlist description of gates and translates it into an internal format. The netlist is then run through prepartitioning and partitioning in order to isolate all of the structures in the hardware that require special handling. You then 'create hardware' which pops up a description of the zycad box. The partitioned hardware can then be assigned to zycad cards. The design is then routed, and finally compiled.

MANY problems were encountered with the partitioning hardware. The most crippling problem encountered was the translator, which had trouble reading in the design. Slightly over two weeks were spent fixing problem after problem, until the thing would finally read in. Unfortunately at this point we realized just how large our design had become. The full array was out of the question. In fact only the main processor OR one cell could fit at any given time. Furthermore, the main processor used tri-states, which the router did not seem to like. Also, the size of the multiplier was too large for one chip. If, however, the design was broken down, it broke into gates. This meant too many I/Os. We were finally able to get the thing to actually fit into one chip. The routing and compiling were done overnight in the background, and the necessary files to go to the zycad boxes sit on our account, which is where the project stands now.

In general the synthesis tools were excellent. Synopsys did an excellent job. The compiler required a large address space, but that was not a problem once our accounts on the Suns were activated. The silicon graphics software was rather poor. We got the impression that we were working with a beta version (for instance, multiple error messages that differed only in grammar would be returned). The translator was simply awful. The software looked like it was written for a Macintosh.

## IV. Programming

## Programming elRoy

Since the elRoy system contains multiple processors, there are several issues that users must face when writing programs to control elRoy. For the average user, elRoy provides a minimal assembly instruction set that handles the challenging task of concurrency within array tasks. However, elRoy also provides a means of programming at a lower system level for advanced users with specific needs. This allows users both flexibility and security in using elRoy today and in the future.

## Overall Strategy

The elroy system was designed to appear as a single unit to the programmer. While program execution is sometimes handed over to the processor array, execution all appears to take place within the main processor. The user has standard programming hardware available such as a register file, an ALU, a stack, and subroutine support. Additionally, the main processor can be used to set up the systolic processor array. Cells in the array are configured through microcode words routed from the main processor.

Since configuring the cells in the systolic array is often a tedious and challenging task, commonly used cell commands are predefined in the assembly language to aid programmers. However, the user still has the ability to configure the cells by hand as necessary. While the microcode words are generally difficult to program, it is important that users be able to manipulate the hardware in order to allow elRoy to be adapted to fit future challenges.

## Assembly Instruction Format

The assembly instruction is broken into two 16 bit fields: the instruction resides in the top 16 bits and any data values exist in the lower 16 bits.

Instruction Fields

| Op Code | Destination | Source 1 | Source 2 | Data Value |
| :--- | :--- | :--- | :--- | :--- |
| 4 bits | 4 bits | 4 bits | 4 bits | 16 bits |

The destination and source fields represent both the registers in the main processor as well as data paths to particular cell busses. There are eight registers R0 through R7 within the main control unit. These registers are general purpose read/write registers that the ALU and memory have access to.

There are also five special registers that control cell functions.

| ACCIN: | Accumulate In | (Read only): Uses the result of the array as the source <br> for writing to memory |
| :--- | :--- | :--- |
| ACCOUT: Accumulate Out | (Write Only): Loads the Accumulate Out data register <br> with data value specified |  |
| CINST: | Cell Instruction | (Write Only): Writes data value to the cell instruction <br> register |
| RA: | RA Bus | (Write Only): Pipe data value to RA input of left cell |
| RB: | RB Bus | (Write Only) :Pipe data value to RB bus |

ALU / Register Operations:
XORR: (destination) $=$ (source 1) XOR (source 2)
ADDR: (destination) $=$ (source 1) + (source 2)
SUBR: (destination) $=$ (source 2) $\quad$ (source 1)
COPYR: (destination) $=$ (source 1)
ANDR: (destination) $=$ (source 1) AND (source 2)
ORR: (destination) $=$ (source 1) OR (source 2)
NOP:
ALU / Data Value Operations

| XORD: | (destination) | $=$ | (source 1) | XOR | Data Value |
| :--- | :--- | :--- | :--- | :---: | :--- |
| ADDD: | (destination) | $=$ | (source 1) | + | Data Value |
| SUBD: | (destination) | $=$ | (source 1) | - | Data Value |
| ANDD: | (destination) | $=$ | (source 1) | AND | Data Value |
| COPYD: | (destination) | $=$ | Data Value |  |  |
| ORD: | (destination) | $=$ | (source 1) | OR | Data Value |

Memory Operations:
LOAD: (destination) [source 1] Loads destination register from address in source register
WRITE: [destination] (source 1) Writes to the value in source register to the address in destination register

Branch Operations:

| JMP: | 16 bit value |  |
| :--- | :--- | :--- | :--- |
| CMP: | (source 1) $-\quad$ (source 2) |  |
| CMPD | (source 1) $-\quad$ data |  |
| JE: | 16 bit value |  |
| JA: | 16 bit value |  |
| JSR: | 16 bit value |  |
| RETURN: |  |  |

Cell Instructions:
CSETDEL: (cell) 3 bit value
CLRA:
CLAA: (cell)
CPASS:
CCLEAR: (cell)
CLOAD: (source 1)
CLOADD: 16 bit data value

> Jump to 16 bit address
> Subtract but do not store, setting flags. Subtract but do not store, setting flags Jump to 16 bit address if Zero flag set Jump to 16 bit address if Positive flag set Jump to subroutine at 16 bit address Return from subroutine

Sets delay in selected cell to 3 bit value Load RA into pipe, holding previous accumulates, and clearing RB's.
Load RB and accumulate
Pass accumulates out / produce answers
Clear all cell settings (RA/RB/ACC/Delay)
Give cell data lines the data value from the address in source register
Give cell data lines the 16 bit data value

## Cell Microcode Format

The microcode instruction that is sent to a cell consists of 16 bits. The description is as follows.
16 bit Cell Instruction

| Cell ID | RA Attributes | RB Attributes | Accumulate Attributes | Delay |
| :--- | :--- | :--- | :--- | :--- |
| 6 bits | 1 bit | 2 bits | 3 bits | 4 bits |

Cell ID Field

| Parallel Load | Cell Address |
| :--- | :--- |
| 1 bit | 5 bits |

RA Attributes

| Load External on Clock |
| :--- |
| 1 bit |

## RB Attributes

| Load External on Clock | Zero Value |
| :--- | :--- |
| 1 bit | 1 bit |

Accumulate Attributes

| Load External on Clock | Zero Value | Sum with Multiply Result |
| :--- | :--- | :--- |
| 1 bit | 1 bit | 1 bit |

Delay

| Load from Microcode Word | Delay Value |
| :--- | :--- |
| 1 bit | 3 bits |

## Translations Using the TIM Assembler

The TIM assembler is used to translate elRoy assembly code into a machine language form that the system can run. While the TIM assembler provides an acceptable translation of instruction to hexadecimal values, it lacks some of the required addressing details needed by elRoy.

Since the assembly programs had to be run in VHDL, they needed to be translated from hexadecimal to a form that Synpopsys could understand. A C program (see appendix) was written to translate the assembly listing files into code that could be easily imported into Synopsys. One of the problems with the TIM assembler in its use with elRoy is that TIM assumes that the program counter fetches values in 32 -bit chunks. Unfortunately, elRoy was designed to address memory in a logical 8 -bit fashion due to the needs of data flow. Where TIM counts its memory locations by ones, elRoy needs values to be counted by fours.

The C program addresses this problem by adjusting every memory reference by multiplying it by four. While it doesn't make much logical sense to have to essentially compile an assembly program and then parse it again to fix errors, there was no adequate way to force TIM to address memory the way elRoy needed.

The assembly definition file is listed in the appendix.

## Assembly Programs

For the three program goals of the project, specific assembly test programs were coded to prove the theory of design. All source code is listed in the appendix.

## Convolution

For the convolution program, the system needed to load an H array into the cells and then present an X array through broadcasting. Additionally, the non-trivial task of writing assembly to pack the H array was also tackled. Cell utilization was maximized by having the assembly program examine the H array and determine if it could figure out a bubble system to manage zeros in the H array. In doing this, the system proved that the assembly language could set the cell delays without human interaction.

Sample data was applied in several versions of the assembly to prove that the algorithm and system did in fact do a proper convolution. On one run, a square wave was chosen as the X array, and a single square pulse was chosen for H . As expected, the square wave was convolved into a triangle wave (a pulse convolved with a pulse of equal width results in a triangular pulse with scaled height). The same square wave was then applied to a first difference filter ([1-1]), resulting in spikes corresponding to the changes in the input. Other test runs were performed with arrays designed to take advantage of the packing algorithm, and the results were verified with MATLAB.

## Matrix-Vector Multiplication

The matrix-vector program explored an alternate configuration for the cell array. The accumulates for each cell were set to load and accumulate internally, and inputs were slided in serially after every multiplication. The algorithm outlined in the theory section of this report was applied to the assembly language. After allowing the program to run, memory was examined and the proper values were discovered in the proper locations.

## Matrix-Matrix Multiplication

The matrix-matrix assembly was created by adding particular code around the matrix-vector algorithm. Specifically, looping was implemented to achieve the desired result. The stack had to be used for temporary space during this operation, due to the lack of registers. The sample case chosen for this operation was a $4 \times 9$ matrix times a $9 \times 4$ matrix. The results were again found to be correct after verifying the results with MATLAB. For a time, larger matrices were considered as candidates for the multiplication, but the burden of time involved in verifying 81 or more answers allowed the $4 \times 9$ case to be adequate enough to prove the architecture.

## V. Testing

## Testing

Testing the elRoy system was taken very seriously due to the theoretical nature of the project. While testing the hardware implementation was not possible due to size constraints in the emulator boxes, the Synopsys environment was found to provide an accurate means of verifying the design's concepts. Testing was broken up into two stages within Synopsys: component testing and overall system testing.

Since a large portion of the design was written in low level logic, it was necessary to test all of the individual parts that would normally be represented by behavioral VHDL code. Tests were performed to cover as many parts as possible without compromising the accuracy of the tests. Several examples of the tests are included in the appendix. While the tests were tedious, they proved that elements worked as they were designed. The next stage of testing investigated whether what was designed was what really needed to be done.

The largest amount of debugging time was a result of the overall system testing. While elements of the design often worked as individual parts, it was discovered that the communication between each part was sometimes mismatched. Testing the overall system came late in the project due to the need for all parts to be defined and working. Additionally, the proper assembly code had to be written to test the operation of the machine. Inevitably, several unknowns had to be tested at the same time.

The first and most important test program to be run on the machine was a simple convolution operation (listed in the appendix). Since the algorithm is fairly complex and operation intensive, the majority of the errors in the state machine and datapath were found after several sessions of debugging. The convolution assembly was shown to produce the correct answers as well as pack arrays as designed. A great deal of time was then spent on verifying the Matrix-Vector and Matrix-Matrix multiplications. After modifications were made within the TIM assembler and the overall machine, all three algorithms were determined to produce correct results. All answers were verified in MATLAB.

Since the three program goals were met with great success, it was determined that our theories of machine design as well as machine implementation were correct.

## Theoretical Speed Comparisons

A few 'C' programs were written to benchmark the multipliers on the Pentium. These were tested on the machines in the VLSI lab ( 60 MHz ). The program took 38.2 seconds to calculate 100 million multiplies of two variables of type int. This comes out to 22 clock cycles per multiply. elRoy currently takes 18 clock cycles for a multiply-accumulate chunk. Given two functions with lengths $M$ and $N$, the Pentium would take $(N)(M)(22)$ (clock period). elRoy, with an array of size X would take $(\mathrm{N})(\mathrm{M})(18)$ (clock period) / X. The table below charts out the ratio of calculation times required for various values of X and the two clock rates (in MHz ):

| Ratio (Pentium/elRoy) | Number of Cells | elRoy Clock Rate | Pentium Clock Rate |
| :---: | :---: | :---: | :---: |
| 0.15 | 4 | 2 | 66 |
| 0.3 | 4 | 2 | 33 |
| 0.74 | 4 | 10 | 66 |
| 2.37 | 64 | 2 | 66 |
| 4.74 | 64 | 2 | 33 |
| 11.85 | 64 | 10 | 66 |
| 47.41 | 256 | 10 | 66 |
| 94.81 | 512 | 10 | 66 |
| 625.76 | 1,024 | 33 | 66 |

The gain is remarkable. Also note that elRoy currently uses an unoptimized algorithm for the multiplies. A faster algorithm would greatly reduce the clock cycles required per multiply and enhance the speedup factor. Also, these factors due not include the pipelining introduced by the FIFO queue in each cell. For very specialized input vectors, the time savings approaches another factor of seven per cell. The 652.67 in the last example becomes a staggering $4,485,447.68$. Note also that these numbers do not reflect memory reads and writes.

## Conclusions

The elRoy system provides a great deal of insight into the amount of thought required in building parallel systems. While the benefits for building such systems are obvious in special high calculation jobs, the level of complexity jumps in every level of computer usage, from the design to the programming language. However, once these issues are dealt with, their lessons can be applied to several similar applications.

Although the project was too large to fit into the hardware emulators, we were still able to verify the theory of design through software emulation. Since the implementation was elaborated down to the gate level, the simulations generated results that correspond to those expected with the actual hardware implementation.

Overall, elRoy was a large challenge for the design team because it journeyed into an area with no obvious guidelines or models. The model for the system was constructed bottom up as we blindly felt our way through often unstable requirements. As a result, the design underwent several revisions, each adding new characteristics to the overall system. We feel that it is nearly impossible to design an experimental system such as elRoy without redesigning the rachine as you work along.

The end product satisfies our original goals. The system is easily expandable and allows a flexible architecture to perform several high computation algorithms. All three specified mathematical programs were assembled, tested, and verified for our architecture. While elRoy's use in the real world is limited to education, it serves as a convenient model for the advantages of a mixture of various architectures. In the least, it has served as a back bone for our design team, and its design can never be fully documented.


## Appendix A: TIM Assembly Definitions

HALE Listing: asm. src


HALE Listing: asm src

| 45 | ; INSTRUCTION OPCODE LABELS - MUST BE 4-BITS |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 46 | ; | ****** |  |  |
| 47 | LOR: | EQU | B\#0000 |  |
| 48 | LXOR: | EQU | B\#0001 |  |
| 49 | LADD: | EQU | B\#0010 |  |
| 50 | LSUB: | EQU | B\#0011 |  |
| 51 | LAND: | EQU | B\#0100 |  |
| 52 | LCOP: | EQU | B\#0101 |  |
| 53 | LPUSH: | EQU | B\#0110 |  |
| 54 | LPOP: | EQU | B\#0111 |  |
| 55 | ; JUMP InSTRUCTIONS |  |  |  |
| 56 | LJMP: | EQU | B\#1000 |  |
| 57 | LJA: | EQU | B\#1001 |  |
| 58 | LJE: | EQU | B\#1010 |  |
| 59 | LCMP: | EQU | B\#1011 |  |
| 60 | LRTS: | EQU | B\#1100 |  |
| 61 | LJSR: | EQU | B\#1110 |  |
| 62 |  |  |  |  |
| 63 | ; LOAD INSTRUCTIONS |  |  |  |
| 64 | Lload : | EQU | B\#1101 |  |
| 65 | LWRITE: | EQU | B\#1111 |  |
| 66 |  |  |  |  |
| 67 | ; SETUP |  |  |  |
| 68 | NULL: | EQU | B\#0000 | ; 4-BIT ZERO VALUE |
| 69 | OPCODE: | SUB | 4 VLCOP | ; 4-BIT OPCODE FIELD |
| 70 | BLANK16: | EQU | 16H\#0000 | ;16-BIT FIELD |
| 71 | DW: | DEF | 16VH\#0000, 16VH\#0000 | ;32-BIT DATA DIRECTIVE |
| 72 | ; ASSEMBLY LANGUAGE INSTRUCTIONS |  |  |  |
| 73 |  |  |  |  |
| 74 |  |  |  |  |
| 75 |  |  |  |  |
| 76 | XORR: | DEF | LXOR, $4 \mathrm{VH} \# 0,4 \mathrm{VH} \# 0,4 \mathrm{VH} \# 0$, BLANK 16 |  |
| 77 | ADDR: | DEF | LADD, $4 \mathrm{VH} \# 0,4 \mathrm{VH} \# 0,4 \mathrm{VH} \# 0$, BLANK 16 |  |
| 78 | SUBR: | DEF | LSUB, $4 \mathrm{VH} \# 0,4 \mathrm{VH} \# 0,4 \mathrm{VH} \# 0$, BLANK16 |  |
| 79 | COPYR: | DEF | LCOP, 4VH\#O, $4 \mathrm{VH} \# 0$, NULL , BLANK16 |  |
| 80 | ANDR: | DEF | LAND, $4 \mathrm{VH} \# 0,4 \mathrm{VH} \# 0,4 \mathrm{VH} \# 0$, BLANK 16 |  |
| 81 | ORR: | DEF | LOR, 4VH\#0, $4 \mathrm{VH} \# 0,4 \mathrm{VH} \# \mathrm{O}$, BLANK16 |  |
| 82 | ; Register Ops |  | 16 bit data |  |
| 83 | XORD: | DEF | LXOR, $4 \mathrm{VH} \# 0$, EXTDATA, $4 \mathrm{VH} \# 0,16 \mathrm{VH} \# 0000$ |  |
| 84 | ADDD: | DEF | LADD, $4 \mathrm{VH} \# 0$, EXTDATA, $4 \mathrm{VH} \# 0,16 \mathrm{VH} \# 0000$ |  |
| 85 | SUBD: | DEF | LSUB, 4VH\#D, EXTDATA, 4VH\#0, $16 \mathrm{VH} \ddagger 0000$ |  |
| 86 | COPYD: | DEF | LCOP, 4VH\#0, EXTDATA, NULL, 16VH\#0000 |  |
| 87 | ANDD: | DEF | LAND, 4VH\#0, EXTDATA, 4VH\#0, $16 \mathrm{VH} \ddagger 0000$ |  |
| 88 | ORD: | DEF | LOR, $4 \mathrm{VH} \# 0$, EXTDATA, $4 \mathrm{VH} \# 0,16 \mathrm{VH} \# 0000$ |  |

## Assembiy Definition File

HALE Listing: asm.src
Line ASSEMBLY LANGUAGE DEFINITION FILE FOR $==>e l$ Roy $<==$


HALE Listing: asm.src
Page
Line ASSEMBLY LANGUAGE DEFINITION FILE FOR $==>$ elRoy<==


| Symbol Table: asm.src |  |  |  |  |  |  |  |  |  | Page |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ACCIN | A | 00000008 | accout | A | 00000009 | ADDD | D |  | ADDR | D |  |
| ANDD | D |  | ANDR | D |  | BLANK16 | A | 00000000 | cclear | D |  |
| CDELINT | A | 0000000C | CELLO | A | 00000000 | CELL1 | A | 00000001 | CELL2 | A 0 | 00000002 |
| CELL3 | A | 00000003 | CELLP | A | 00000020 | CInST | A | 0000000A | Clase | D |  |
| CLAAI | D |  | CLACC | D |  | CLRA | D |  | CMP | D |  |
| CMPD | D |  | COPYD | D |  | COPYR | D |  | CPASS | D |  |
| CSETDEL | D |  | CSETDELI | D |  | DW | D |  | Extdata | A 0 | 00000000 |
| JA | D |  | JE | D |  | JMP | D |  | JSR | D |  |
| LADD | A | 00000002 | LAND | A | 00000004 | LCMP | A | 0000000B | LCOP |  | 00000005 |
| LJA | A | 00000009 | LJE | A | 0000000A | LJMP | A | 00000008 | LJSR |  | 0000000E |
| LLOAD | A | 0000000D | LOAD | D |  | LOADD | D |  | LOR |  | 00000000 |
| LPOP | A | 00000007 | LPUSH | A | 00000006 | LRTS | A | 0000000C | LSUB |  | 00000003 |
| LWRITE | A | 0000000F | LXOR | A | 00000001 | NOP | D |  | NULL |  | 00000000 |
| NUMCELLS | A | 00000004 | OPCODE | D |  | ORD | D |  | ORR | D |  |
| RO | A | 00000000 | R1 | A | 00000001 | R2 | A | 00000002 | R3 |  | 00000003 |
| R4 | A | 00000004 | R5 | A | 00000005 | R6 | A | 00000006 | R7 |  | 00000007 |
| RA | A | 0000000B | RB | A | 0000000B | RETURN | D |  | SUBD | D |  |
| SUBR | D |  | TIMSUCKS | D |  | WRITE | D |  | XORD | D |  |
| XORR | D |  |  |  |  |  |  |  |  |  |  |

Definition Phase complete
0 error(s) detected

## Appendix B: Test Programs

Convolution Program

This Program Analyzes aN $H_{\text {Array, figures out }}$ the delays and cell weights, AND Convolve the Hand $X$ arrays. The Complexity of this program is due to the array packing Algorithm. The Packing Algorithm maximizes cell usage by determining bubbles in the convolution Pipeline.


Mar 12 14:56:45 1995
Page
Adar
1 TITLE CONVOLUTION Program
2 LIST FA
3 LINES 50
4 ; $1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1$
5 ; Convolution Assembly Program for use with elRoy Systolic Array Arc
6 ; Craig Ulmer / Darrell Stogner $\qquad$
8 ; No modifications or duplications without the authors' consent
9 ; $1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1$
; clear out the cells of all v alues

HALE Listing: convolve.asm
Addr Line CONVOLUTION Program

43
00010 F0540000 fatch pad 0011 25D50002 0012 DC25000 0014 BOD2000 cell
00015 a0000026 00016 8000008

00017 BOD30007 our delay
00018 A0000010
0
00019 23D30001 0001 A 80000009

## check

0001 B 50D0004C
0001 B 50D0004C 0001 D B0160000 0001 E A 0000026 001 AC000026

0001 F 54D00000
, pad out
00020 F0540000
00021 25D50002 00022 22D20001 00023 BOD20004 00024 A0000026 0002580000020

00026 DAD08220 00027 52D00000 00028 55D0004E 0029 DE500000 0002 B 22D20001 0002 C BOD20004 0002 D A 000002 F 0002E 80000029

45 SETDEL: WRITE R5,R4

| 46 | ADDD | R5, R5, H\#0002 |
| :--- | :--- | :--- |
| 47 | CSETDELI R2, R3 |  |
| 48 | ADDD | R2, R2, H\#0001 |
| 49 | CMPD | R2, NUMCELLS |
| 50 |  |  |
| 51 | JE | DORP |



LOAD R1,R0
JE

COPYD R4, H $\# 0000$

68
R5, R5, H\#0002
R5, R5, H\#0002
R2, R2, H\#000
R2, R2, H\#000
CMPD
R2, NUMCELLS
DORAS\%:
PADZEROS\%
DORAS: CLRA
COPYD R2,H $\neq 0000$
7 COPYD R5, RAVALS\%:
79 LOADRASLOOR: LOAD RA,R5
80 ADDD R5, R5, H\#0002
R2, R2,H\#0001
82 CMPD R2. NUMCELLS
83 JE DOCONV:
84 JMP LOADRASLOOP\%:

Current element was non-zero
Remember this RA value, place on sc
; Point to the next RA scrap pad
; Set the current cell delay
; Set to the next cell
; See if we've hit the last possible
; If yes, do a truncated convolution

- If not, start the loop again
; Found a zero, add it to the list Check to see if we've gotten all of
; Too many zeros, we must use an RA as Otherwise, increase the delay by one
; We've finished with the h elements,
ration

0002F 53D00057 00030 52D0004 0003151 D 0004 C Look at next cell
See if we've loaded all
If so, Begin the convolution
; If not, keep looping

00032 D0200000 000332202000 0034 0110000 000353101000 0003659000000 000372710000 00038 F037000 0003923030002

0003A DAD08150 Write to the next RA scrap place

Point to the next RA scrap place Point to the next cell
See if we've hit the last cell yet Yes, load the RA pipe

Begin loading the RA pipe
Begin at first cell
Set first address or RA scratch pad Load in the next RA to a cell
increment pointer to next RA scratch
; Reload H position to get length ; Get length of H again
; Compare with elements we counted
; If equal, then we filled array perfe

Set the RA write value to zero

0003 B DB20000 0003 C F0380000 0003 D 23D30002 O003D 23D3000 0003F 30D0000 000409000003 B

00041 DBDOOOOD 00042 F0380000 00043 23D30002 00044 31D1000

HALE Listing: Convolve.asm Mar 12 14:56:45 1995 Page 3
Addr Line CONVOLUTION Program
$\qquad$

85
86
87
; Do Convolution
This section of the code actually performs the convolution ope
Registers: R7: Length of $\gamma$
R6:--- \# elements we've counted
R5:-.. Address of new RA values
R4:--- Temp load value of $H$
R3: Y Position
R2: X Position
R1. Length of $x$
RO: Length of X

00 ; Convolution Assembly (Result)
101 DOCONV: COPYD R3, CONSTYPOS\%: ; Load Loaction of 102 COPYD R2, CONSTXPOS\%: $\quad$ Load location of $x$ array
$\begin{array}{lll}102 & \text { COPYD } & \text { R2, CONSTXPOS\%: } \\ 103 \text { COPYD } & \text { R1, CONSTHPOS\%: } & \text { Load location of } X \text { array } \\ \text { Load Location of } H \text { array }\end{array}$
$\begin{array}{lll}103 & \text { COPYD } & \text { R1, CONSTHPOS\%: } \\ 104 \text { LOAD } & \text { RO, R2 } & \text { Load Location of H a } \\ \text { Get the length of } X\end{array}$
R2,R2,H\#0002 ; Get the length of X
R2, R2, H\#0002
R1, R1
ACCOUT H\#OO
Accout, H\#00
R3, R7
R3, R3, H\#0002
CLAAE
Get the length of H
set to $\mathrm{H}-1$
Set the Acc to always be zero
Add length $X+$ length $H-1$
Write length $Y$ to first $Y$ address
Increase Y pointer
; Set up for the convolution operation
There are still X values to send thr
Load the next $x$ val into RB
Write the result to next $y$ Increase y pointer
Increase $x$ pointer
Decrease $x$ counter
If not zero, keep churning

Load zero into the RB pipe Write result out to next $y$ Increase the $Y$ pointer

HALE Listing: convolve.asn
Addr Line CONVOLUTION Progran

| 00045 | 90000041 | $\begin{aligned} & 127 \\ & 128 \end{aligned}$ | JA | STILLH\% : | ; If not zero, keep churning |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 00046 | 80000046 | 129 | DONE: JMP | DONE |  |
|  |  | 130 |  |  |  |
| 00047 | 00090001 | 131 | CONSTXPOS: | TIMSUCKS | H\#0009, $\mathrm{H} \# 0001$ |
| 00048 | 00020003 | 132 |  | TIMSUCKS | H\#0002, $\mathrm{H} \# 0003$ |
| 00049 | 00040005 | 133 |  | TIMSUCKS | H\#0004, H\#0005 |
| 0004 A | 00060007 | 134 |  | TIMSUCKS | H\#0006, $\mathrm{H} \# 0007$ |
| 0004 B | 00080009 | 135 |  | TIMSUCKS | H\#0008, $\mathrm{H} \# 0009$ |
| 0004 C | 00030001 | 136 | CONSTHPOS: | TIMSUCKS | H\#0003, $\mathrm{H} \# 0001$ |
| 0004 D | 00020003 | 137 |  | TIMSUCKS | H\#0002, $\mathrm{H} \# 0003$ |
| 0004 E | 00000000 | 138 | RAVALS : | TIMSUCKS |  |
| 0004 F | 00000000 | 139 |  | TIMSUCKS |  |
| 00050 | 00000000 | 140 |  | TIMSUCKS |  |
| 00051 | 00000000 | 141 |  | TIMSUCKS |  |
| 00052 | 00000000 | 142 |  | TIMSUCKS |  |
| 00053 | 00000000 | 143 |  | TIMSUCKS |  |
| 00054 | 00000000 | 144 |  | TIMSUCKS |  |
| 00055 | 00000000 | 145 |  | TIMSUCKS |  |
| 00056 | 00000000 | 146 |  | TIMSUCKS |  |
| 00057 | 00000000 | 147 | CONSTYPOS: | TIMSUCKS |  |
| 00058 | 00000000 | 148 |  | TIMSUCKS |  |
| 00059 | 00000000 | 149 |  | TIMSUCKS |  |
| 0005A | 00000000 | 150 |  | TIMSUCKS |  |
| 0005B | 00000000 | 151 |  | TIMSUCKS |  |
| 0005C | 00000000 | 152 |  | TIMSUCKS |  |
| 0005D | 00000000 | 153 |  | TIMSUCKS |  |
| 0005E | 00000000 | 154 |  | TIMSUCKS |  |
| 0005F | 00000000 | 155 |  | TIMSUCKS |  |
| 00060 | 00000000 | 156 |  | TIMSUCKS |  |
| 00061 | 00000000 | 157 |  | TIMSUCKS |  |

Symbol Table: convolve.asm
Page 5
ACCIN A 00000008 ACCOUT A 00000009 ACTIVELO A 00000008 ADDD D ADDR
 BEGINCOD A 00000000 BLANK 15 A 00000000 CCLEAR D
A 00000000 CELL1 A 00000001 CELL2 A 00000002 ,

CBLL3 A 00000003 CELLP A 00000020 CINST A 0000000A CLAAE D
CLAAI
$\begin{array}{lllllll}\text { D CLACC } & \text { D } & \text { CLRA } & \text { D } \\ \text { CNP } & \text { D } & \text { CMPD } & \text { D } & \text { CONSTHPO A } 0000004 \mathrm{C} \text { CONSTXPO A } 00000047 \text { CONSTYPO }\end{array}$

$\begin{array}{llllll}\text { CPASS } & \text { D } & \text { CSETDEL D } & \text { CSETDELI D } & \text { DOCONV A } 0000002 \mathrm{~F} \text { DON } \\ \text { A } 00000046 \text { DONEELE } & \text { A } 0000001 \mathrm{~B} \text { DORAS } & \text { A } 00000026 & & \end{array}$
$\begin{array}{llllll}\text { A } 00000046 & \text { DONEELE } & \text { A } 0000001 \mathrm{~B} \text { DORAS } & \text { A } 00000026 \\ \text { DW } & \text { D } & \text { EXTDATA A } 0000000 \text { D FOUNDZER A } 00000017 \mathrm{JA}\end{array}$
D JMP EXTDATA A 0000000 D D NDER A

A 00000009 LJE A 0000000 A LJMP A 00000008
LJSR A 0000000 E LLOAD A 0000000 LOAD D
0000029 A A OROD A 00000007
LPUSH A 00000006 LRTS A 0000000 C LSUB A 00000003 LWRITE A 0000000 F LXOR
A 00000001 NARG A 00000000 NEXTEL A 00000009
NOP D NULL A 00000000 NUMCELLS A 00000004 OPCODE D ORD
$\begin{array}{llll}\text { D PADREROS A } 00000020 & \text { D PRR A } \\ \text { RO } & 00000003\end{array}$
$\begin{array}{llrl}\text { A } 00000000 & \text { R1 } & \text { A } 00000001 & \text { R2 } \\ \text { A } 00000004 & \text { R5 } & \text { A } 00000005 & \text { R6 }\end{array}$ A 00000006

A A A A 00000004ERB RETURN
STILLX A 0000003 BUBD D SUBR D TIMSUCKS D WRITE

Assembly Phase complete.
0 error(s) detected.
vector.lst


HALE Listing: vector.asm Addr Line MATRIX Program

00010 DADO 8290 S 00011 25D50002 00012 B0560000 00013 A0000024 0001450500000 pos
0001553700000 00016 DB000000 0001720040000 00018 33D30001 0001990000016

0001A 50D0 0004 0001B 30700000 0001 C A0000020 0001 D DBDO 0000 0001E 30D00001 OOOLE 3ODO 0001 00020 DADO 8110 00021 DB100000 v 00022 21D10002 0002380000010

00024 50D0 0045 00025 F0070000 00027 20D00002 00028 F0080000 00029 DBDO 0000 0002A 37D70001 0002B 90000027 0002 C 8000002 C

0002 D 00040001 0002E 00020003 0002F 00040005 003000060007 0003200110012 0003300130014 0003400150016 0003500170018

aDORA

| 44 |  | ADDD | R5, R5, H\# 0002 | Increase X origin by one spot |
| :---: | :---: | :---: | :---: | :---: |
| 45 |  | CMP | R5, R6 | ; See if we've hit the last place |
| 46 |  | JE | PASSOUTS\% : | ; If so, go to the results pass |
| 47 |  | COPYR | R0, R5 | ; if not, load the next stating X |
| 48 |  | COPYR | R3, R7 | Reset the row counter |
| 49 | ADDLOOP: | LOAD | RA, R0 | load next X into the RA pipe |
| 50 |  | ADDR | R0, R0, R4 | ; Move one row down |
| 51 |  | SUBD | R3, R3, H\#0001 | ; Decrease the row counter |
| 52 |  | JA | ADDLOOP\% : | ; If not last one, keep looping |
| 53 |  |  |  |  |
| 54 | PADCELLS : | COPYD | R0, NuMCELLS | Get the number of cells |
| 55 |  | SUBR | R0, R7, R0 | R0=Num Cells - Rows |
| 56 | PADLOOP: | JE | DOMULT\%: | ; Perfect fit, do the mult |
| 57 |  | LOADD | RA, H\#0000 | ; Load a dummy into the RA pipe |
| 58 |  | SUBD | R0, R0, H\#0001 | ; Decrease counter |
| 59 |  | JMP | PADLOOP\%: | ; Keep looping |
| 60 |  |  |  |  |
| 61 | DOMULT: | CLAAI |  | ; Set for Multiply |
| 62 |  | LOAD | RB, R1 | ; RA loaded, Load the next part of |
| 63 |  | ADDD | R1, R1, H\#0002 | Point to the next value of V |
| 64 |  | JMP | ADDRA\% : | Do the next column |
| 65 |  |  |  |  |
| 66 | PASSOUTS : | COPYD | RO, CONYPOS\% : | ; Start at beginning Y |
| 67 |  | WRITE | R0, R7 | ; Write \# rows to first position |
| 68 |  | CPASS |  | ; Set to pass out answers |
| 69 | PASSLOOP : | ADDD | R0, R0, H\#0002 | Point to first $Y$ data value |
| 70 |  | WRITE | R0, ACCIN | Write current result out |
| 71 |  | LOADD | RB, H\#0000 | ; Force a value to pop out |
| 72 |  | SUBD | R7, R7, H\#0001 | ; Decrease the counter |
| 73 |  | JA | PASSLOOP\%: |  |
| 74 | DONE: | JMP | DONE\% : |  |
| 75 |  |  |  |  |
| 76 | Conxpos: | TIMSUCKS | H\#0004, H\#0001 |  |
| 77 |  | TIMSUCKS | H\#0002, $\mathrm{H} \# 0003$ |  |
| 78 |  | TIMSUCKS | H\#0004,H\#0005 |  |
| 79 |  | TIMSUCKS | H\#0006, H\#0007 |  |
| 80 |  | TIMSUCKS | H\#0008,H\#0009 |  |
| 81 |  | TIMSUCKS | H\#0011, H\#0012 |  |
| 82 |  | TIMSUCKS | H\#0013,H\#0014 |  |
| 83 |  | TIMSUCKS | H\#0015, H\#0016 |  |
| 84 |  | TIMSUCKS | H\#0017, H\#0018 |  |

HALE Listing: vector.asm
Addr
0003600190021 0003700220021 0003700220023 003800240025 00390026027 0003A 00280029 0003B 00310032 0003D 00330034 0003E 00370038 0003F 00370038 0004000090001 0004100020003 0004100020003 0004300060007 0004400080009

0004500000000 0004600000000 0004700000000 0004800000000 0004900000000 0004 A 00000000 0004B 000000000 0004 B
0000000000
00000000 0004 C 00000000 0004 D
000000000
0004 E
00000000 0004 F 00000000 0005000000000

Mar 13 14:15:28 1995
Page

| 85 | TIMSUCKS | H\#0019, H\#0021 |
| :---: | :---: | :---: |
| 86 | TIMSUCKS | H\#0022, H\#0023 |
| 87 | TIMSUCKS | H\#0024, H\#0025 |
| 88 | TIMSUCKS | H\#0026, H\#0027 |
| 89 | TIMSUCKS | H\#0028, H\#0029 |
| 90 | TIMSUCKS | H\#0031, H\#0032 |
| 91 | TIMSUCKS | H\#0033, H\#0034 |
| 92 | TIMSUCKS | H\#0035, H\#0036 |
| 93 | TIMSUCKS | H\#0037, H\#0038 |
| 94 | TIMSUCKS | H\#0039, H\#0000 |
| 95 ConvPos: | TIMSUCKS | H\#0009, H\#0001 |
| 96 | timsucks | H\#0002, H\#0003 |
| 97 | TIMSUCKS | H\#0004, H\#0005 |
| 98 | TIMSUCKS | H\#0006, H\#0007 |
| 99 | TImSUCKS | H\#0008, H\#0009 |
| 100 |  |  |
| 101 |  |  |
| 102 CONYPOS: | TIMSUCKS |  |
| 103 | timsucks |  |
| 104 | TIMSUCKS |  |
| 105 | TIMSUCKS |  |
| 106 | TIMSUCKS |  |
| 107 | TIMSUCKS |  |
| 108 | TIMSUCKS |  |
| 109 | TIMSUCKS |  |
| 110 | TIMSUCKS |  |
| 111 | TIMSUCKS |  |
| 112 | TIMSUCKS |  |
| 113 | TIMSUCKS |  |
| 114 |  |  |

## vector.lst

Symbol Table: vector asm

## 4



Assembly Phase complete
0 error(s) detected.

HALE Listing: matrix.asm Mar 13 14:12:02 1995 Page 1


~~~~~~~~~~

00022 50D00004 0002330700000 00024 A0000028 00025 DBD00000 00027 30000024 0002780000024
\(\qquad\)
~~~~~~~~~~ 00028 DAD08110 M
0002A 21D10002 0002B 80000018
\(\qquad\)

0002C 70000000 0002D DADO8ODO 0002E 20D00002 00030 DBD00000 00031 37D70001 000329000002 E 0003360000000
\(\qquad\)
\(\qquad\)
00034 32D20001
0003590000011
0003680000036
0003700040009 0003800010002 0003900030004 0003A 00050006 0003 B 00070008
Addr Line MATRIX Program
\[
85 \text {; Pad out the array if more Cells then \# multiplying }
\]
\begin{tabular}{|c|c|c|c|c|}
\hline 87 & PADCELLS & COPYD & RO, NUMCELLS & ; Get the number of cells \\
\hline 88 & & SUBR & R0,R7, R0 & ; R0=Num Cells - Rows \\
\hline 89 & PADLOOP: & JE & DOMULT\%: & ; Perfect fit, do the mult \\
\hline 90 & & LOADD & RA, H\#0000 & ; Load a dummy into the RA pipe \\
\hline 91 & & SUBD & R0, RO, H\# 0001 & ; Decrease counter \\
\hline 92 & & JMP & PADLOOP\%: & ; Keep looping \\
\hline 93 & & & & \\
\hline
\end{tabular}

95 ; Do the actual multiplication
97 ; DOMULT: CLAAI ; Set for Multipl
\(\begin{array}{ll}\text { CLAAI } & \text {; Set for Multiply } \\ \text { LOAD } & \text { RB, R1 }\end{array}\)
\begin{tabular}{rll}
99 & ADDD & R1,R1,H\#0002 \\
100 & JMP & ; Point to the next value of M \\
101 & ADDRA\%: & Do the next column
\end{tabular}

Line MATRIX Program
\(\qquad\)
103 ; Write out answers
104 ; ~~~~~~~~~~
\begin{tabular}{|c|c|c|c|}
\hline 105 & PASSOUTS: & POP & R0 \\
\hline 106 & & CPASS & \\
\hline 107 & PASSLOOP: & ADDD & RO,RO, \(\mathrm{H} \# 0002\) \\
\hline 108 & & WRITE & RO, ACCIN \\
\hline 109 & & LOADD & RB, H\#0000 \\
\hline 110 & & SUBD & R7, R7, H\#0001 \\
\hline 111 & & JA & PASSLOOP\%: \\
\hline 112 & & PUSH & R0 \\
\hline
\end{tabular}
© Pop off the Y-1 address ; Set to pass out answers ; Point to next \(Y\) data value Write current result out Force a value to pop out Decrease the counter ; Keep looping if not zero ; Push the Y address for storage 114 ;~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

115 ; Figure out next Column of M
117 MATEND: SUBD R2,R2,H\#0001 ; Decrease M's Column counter 118 JA MATLOOP\%: ; If more columns, keep looping 119
20 DONE: 121
122 CONXPOS: TIMSUCKS H\#0004,H\#0009
IMSUCKS H\#0001,H*0002
TIMSUCKS H\#0003. H\#0004
TIMSUCKS H\#O005, H\#0006
TIMSUCKS H\#0007,H\#0008

HALE Listing: matrix.asm
\begin{tabular}{|c|c|c|c|c|c|}
\hline Addr & & Line & MATRIX Pr & ogram & \\
\hline 0003C & 00090011 & 127 & & TIMSUCKS & H\#0009, H\#0011 \\
\hline 0003D & 00120013 & 128 & & TIMSUCKS & H\#0012, H\#0013 \\
\hline 0003E & 00140015 & 129 & & TIMSUCKS & H\#0014, H\#OO15 \\
\hline 0003F & 00160017 & 130 & & TIMSUCKS & H\#0016, H\#0017 \\
\hline 00040 & 00180019 & 131 & & TIMSUCKS & H\#0018, H\#0019 \\
\hline 00041 & 00210022 & 132 & & TIMSUCKS & H\#0021, H\#0022 \\
\hline 00042 & 00230024 & 133 & & TIMSUCKS & H\#0023, H\#0024 \\
\hline 00043 & 00250026 & 134 & & TIMSUCKS & H\#0025, H\#0026 \\
\hline 00044 & 00270028 & 135 & & TIMSUCKS & H\#0027, H\#0028 \\
\hline 00045 & 00290031 & 136 & & TIMSUCKS & H\#0029, \(\mathrm{H} \# 0031\) \\
\hline 00046 & 00320033 & 137 & & TIMSUCKS & H\#0032, \(\mathrm{H} \# 0033\) \\
\hline 00047 & 00340035 & 138 & & TIMSUCKS & H\#0034, H\#0035 \\
\hline 00048 & 00360037 & 139 & & TIMSUCKS & H\#0036, H\#0037 \\
\hline 00049 & 00380039 & 140 & & TIMSUCKS & H\#0038, H\#0039 \\
\hline 0004A & 00090004 & 141 & CONUPOS: & TIMSUCKS & H\#0009, H\#0004 \\
\hline 0004B & 00010002 & 142 & & TIMSUCKS & H\#0001, \(\mathrm{H} \# 0002\) \\
\hline 0004C & 00030004 & 143 & & TIMSUCKS & H\#0003, H\#0004 \\
\hline 0004D & 00050006 & 144 & & TIMSUCKS & H\#0005, H\#0006 \\
\hline 0004E & 00070008 & 145 & & TIMSUCKS & H\#0007, \(\mathrm{H} \# 0008\) \\
\hline 0004F & 00090011 & 146 & & TIMSUCKS & H\#0009, H\#0011 \\
\hline 00050 & 00120013 & 147 & & TIMSUCKS & H\#0012, H\#0013 \\
\hline 00051 & 00140015 & 148 & & TIMSUCKS & H\#0014, H\#0015 \\
\hline 00052 & 00160017 & 149 & & TIMSUCKS & H\#0016, H\#0017 \\
\hline 00053 & 00180019 & 150 & & TIMSUCKS & H\#0018, H\#0019 \\
\hline 00054 & 00210022 & 151 & & TIMSUCKS & H\#0021, H\#0022 \\
\hline 00055 & 00230024 & 152 & & TIMSUCKS & H\#0023, H\#0024 \\
\hline 00056 & 00250026 & 153 & & TIMSUCKS & H\#0025, H\#0026 \\
\hline 00057 & 00270028 & 154 & & TIMSUCKS & H\#0027, H\#0028 \\
\hline 00058 & 00290031 & 155 & & TIMSUCKS & H\#0029, H\#0031 \\
\hline 00059 & 00320033 & 156 & & TIMSUCKS & H\#0032, H\#0033 \\
\hline 0005A & 00340035 & 157 & & TIMSUCKS & H\#0034, H\#0035 \\
\hline 0005B & 00360037 & 158 & & TIMSUCKS & H\#0036, H\#0037 \\
\hline 0005C & 00380039 & 159 & & TIMSUCKS & H\#0038, H\#0039 \\
\hline & & 160 & & & \\
\hline 0005D & 00000000 & 161 & CONYPOS: & TIMSUCKS & \\
\hline 0005E & 00000000 & 162 & & TIMSUCKS & \\
\hline 0005F & 00000000 & 163 & & TIMSUCKS & \\
\hline 00060 & 00000000 & 164 & & TIMSUCKS & \\
\hline 00061 & 00000000 & 165 & & TIMSUCKS & \\
\hline 00062 & 00000000 & 166 & & TIMSUCKS & \\
\hline 00063 & 00000000 & 167 & & TIMSUCKS & \\
\hline 00064 & 00000000 & 168 & & TIMSUCKS & \\
\hline
\end{tabular}

Symbol Table: matrix.asm
Page 6

Matrix. Matrix Multiplication

Similar to Mater. Vector program, but
Loops the Algorithm to perform Alloperations.
Results are stored in transposed form.

\title{
Appendix C: Circuit Schematics
}







\(\frac{2}{\frac{k}{j}}\)






(

\section*{Appendix D: Bibliography}

\section*{Bibliography}

Ashenden, P. J., The VHDL Cookbook, 1st ed., University of Adelaide, South Australia, Department of Computer Science, 1990.

Baker, Louis, VHDL Programming, John Wiley \& Sons, Inc., New York, New York, 1993.
Kung, H. T., Warp Experience: We Can Map Computations Onto a Parallel Computer Efficiently, Carnegie Mellon University, Department of Computer Science, 1988.

Kung, H. T., Why Systolic Architectures?, Carnegie Mellon University, Department of Computer Science, 1982.

Mead, C., Conway, L., Introduction to VLSI Systems, Addsion- Wesley Publishing, 2nd. ed., 1980.

Patterson, D. A., and Hennessy, J. L., Computer Organization and Design: The
Hardware/Software Interface, Morgan Kaufmann Publishers, San Mateo, California, 1994.
Schafer, R. W., and Openheim, A. V., Discrete-Time Signal Processing, Prentice Hall, Englewood Cliffs, NJ, 1989.

Strang, Gilbert, Linear Algebra and Its Applications,3rd ed., Harcourt Brace Jovanovich College Publishers, Orlando, FL, 1986.

Synopsys, Inc., Synopsys: VSS Family Tutorial, 1994.
Texas Instruments, User's Guide: Digital Signal Processing Products, Texas Instruments Incorporated, 1990.

Wakerly, J. F., Digital Design Principles and Practices, Prentice Hall, Englewood Cliffs, New Jersey, 1990.~~~~~~~~~~

