Georgia Institute of Technology

School of Electrical and Computer Engineering

elRoy

A Systolic Processor Array

CompE 4510 Senior Design

Winter 1995

Darrell Stogner
Craig Ulmer

Table of Contents

Background, Purpose, and Status	1
Fast Statistics	2
I. Theory: Systolic Array Theory	4
I. Theory: Matrix-Vector Multiplication	6
I. Theory: Discrete Convolution	10
II. Architecture: System Design and Architecture	16
III. Synthesis: Synthesis and Partitioning	22
IV. Programming: Programming elRoy	25
IV. Programming: Assembly Instruction Format	26
IV. Programming: Assembly Language Instructions	27
IV. Programming: Cell Microcode Format	28
IV. Programming: Translations Using the TIM Assembler	29
IV. Programming: Assembly Programs	30
V. Testing: Testing	32
V. Testing: Theoretical Speed Comparisons	33
Conclusions	34
Appendix A: Tim Assembly	
Appendix B: Test Programs	
Appendix C: Circuit Schematics	
Appendix D: Bibliography	

Background, Purpose, and Status

Traditionally, the rule of thumb for creating high speed computation bound programs falls to the saying DM/ND; Don't Multiply, Never Divide. Even with optimizations in hardware computation algorithms, the ALU's slowest operation is inevitably a form of multiplication or division. Since multiplications and divisions are necessary for a large percentage of computational problems, it would be beneficial to arrange the slowest operations in a way that the events could take place in parallel in order to minimize delay.

Systolic architectures allow such parallelism by breaking up computations, and arranging their execution in a way that costly operations occur at the same time. Although the amount of complexity in controlling the overall system increases largely, the benefits of parallel designs are worthy enough to warrant the added difficulty.

The purpose of this project is to exploit systolic architecture to find a faster means for working through high computation mathematical functions. The applications at which this project is geared towards are generally found within the Digital Signal Processing (DSP) domain of problems. The goals for this project include three specific applications that prove the array's design and advantages:

- 1. Discrete Convolution operation
- 2. Matrix and Vector Multiplication
- 3. Matrix and Matrix Multiplication

The systolic array of specialized processors designed in this project should be thought of as a side system much like a specialized coprocessor. For an actual implementation of this project, a main controller processor would perform normal computer tasks, while delegating specific computation tasks to the systolic array. This project uses a "simple" multi-cycle processor to handle the flow of operation and control of the systolic array.

All components of the system have been tested and synthesized to hardware. Due to the size of the project, the hardware emulators were not able to hold enough of the design to physically test our implementation. Since we were mainly interested in the theory of the design, we performed several rigorous test programs in the Synopsys VHDL environment to determine if our design theories were correct. While the tests were not gate timing simulations, we were able to prove that our theories of design were correct and valid. While it would have been desirable to see the design fully running in hardware, we consider the concept to be more important than a physical implementation.

Fast Statistics

Overall

System:

elRoy

Form:

Systolic Processor Array, Additional multi-cycle control processor

Target Applications:

High Computational Programming - DSP, Convolutions, Matrix

Data Width:

16-bit

Instruction Width:

32-bit

VHDL Design:

Structurally - Almost entirely to gate level

Synthesis Status:

Entirely synthesized

Hardware Status: Testing Status: Too large to fit anything of interest in emulator boards VHDL Tested, All application goals assembled and tested

Control Processor

Function:

Flow Control, State Machine, Normal Ops

Register file:

8 16-bit registers

ALU:

Standard ops - Add, Sub, Stack, Or, Xor, Cmp, Copy

PC OPs:

Jmp, Jsr, Rts, Ja, Je

Systolic Array

Array Dimension:

Linear

Flow:

Uni-directional

Array Form:

Adjustable -- Contains mutated Moving Results and mutated Fan Out

Maximum Cells:

32 (Limited due to 16-bit architecture)

Data Inputs:

Serial Load and Broadcast Load

Cell Control:

Single Microcode Instruction, Control Signals

Features:

Easily expandable

<u>Cell</u>

Features:

Flexible datapath based on Microcode Instruction

Adjustable FIFO Queue for inserting bubbles into array pipeline


Cells are all identical structurally - easier to mass produce

I. Theory

Systolic Array Theory

There are several mathematical operations that require multiple calculations for each result. These calculations are often similar and can be done in parallel for a faster result. A systolic processor array takes advantage of this fact and breaks up the monotonous task of handling data by allowing several specialized processors to munch on individual components of the data at the same time.


Perhaps the easiest example to view the beauty of a systolic array comes from the calculation of a matrix-vector multiplication. For each answer, several values must be multiplied and accumulated. A simple approach to building a system that implements this view is the fanout design (figure 1). For each result we multiply an entire row of the matrix by the vector's column, then add everything together with a specialized adder. Clearly, all of the multiplications for the particular result occur at the same time, minimizing the overall system's multiplication delay.



Although easier to build and track, the fan out approach suffers from a weakness in the result adder:

- 1. The adder will turn into a large amount of logic since it must add more than two numbers together.
- 2. The array will have to have a fixed number of cells. Since this prevents expandability, the number oc cells cannot be tailor picked to fit job requirements.

The next strategy for designing the array consists of breaking the adder up into small stages that can be implemented within each cell. In essence, this pipelines the cell array, allowing results to be generated as they work their way through the array. This topology is referred to as a moving results system(figure 2), since results move with input data through the cell array.



This topology requires more control effort, but removes the problems associated with the fan out approach. By manipulating how values are passed to the cells, we can implement a system that works as a long pipe and generates an output for each input. In this manner, we can easily expand the array to as many or as few cells as we require. An evolved version of the Moving Results implementation serves as the heart of elRoy's computational heart.

Other topologies for array configurations involve multidimensional arrangements of cells. Many of these designs involve careful timing models with bi-directional communication links between cells. Although the key to improving systolic array performance is to increase the dimension of the array, the practical features of parallel processing can be exploited with the simpler one dimensional array.

Matrix-Vector Multiplication Theory

The multiplication of a matrix by a vector is significantly sped up by the use of a systolic array of processors. The parallelization of the process is limited by the number of processors in the link, and typically by the speed of the interface. The design chosen here lends itself to a particularly fast computational procedure, and is therefore limited only by the number of processors. In short, elRoy's architecture is highly suitable to matrix vector operations.

The first step is to understand how the matrix will be stored in the machine. The typical initial reaction is to store it row by row in an array. After consideration of the multiplication process, it was discovered that if the numbers were stored in the array column by column, instead of row by row, the multiplication could be computed with architecture compatible with the convolution operation. Once this had been determined, the algorithm was obvious:

Note: This assumes an M x N matrix, and an N length vector. See the Vector Multiplication Diagrams.

Initialization: All accumulators and all registers must be set to zero.

- 1) The kth element of the vector is parallel-loaded into the Cell register.
- 2) The kth column of the matrix is loaded into the inputs of the systolic array sequentially.
- 3) The product of the two terms is calculated, and the result is added into the value held in the accumulator.
- 4) If (k == N) goto 5, else goto 1.
- 5) Note that at this point the values in the each accumulator correspond to one of the elements in your output vector. They are propagated through the accumulator into memory.

Note that the algorithm above assumes that you have at least M systolic processors.

In short, the vector multiplication algorithm works by accumulating answers in each cell. The procedure is illustrated in figure 3. The arrangement of loading the cells is described in figure 4.




Figure 3: Vector Multiplication Configuration




Figure 4: Vector Multiplication

If the number of rows in the matrix exceeds the total number of processors, then a control process must exist to process each column in chunks. This can be conveniently handled by the operating system. It will be necessary for the OS to efficiently break up the columns into blocks of manageable size, and to keep track of where each set of results needs to be stuck in the output vector. Another problem best handled by software is the fact that the final outputs as they are read off will be in reverse order. It is possible to place the results on a stack, and then pop them off one by one, but this is a needless waste of processor time. A good OS can place the output results into the correct memory address. Generally speaking, given a system with X systolic processors, and a matrix with M rows and N columns, the number of calculation steps to obtain the final product is:

$$Trunc(\frac{M}{X}) \bullet N$$

The total speed is also affected by the time required to propagate the column elements through the processor array. This gives a final calculation time of:

$$[(Trunc(\frac{M}{X}) + 1) \bullet N \bullet cycle_speed] \bullet [M \bullet propagation_speed]$$

Matrix-Matrix Multiplication

The Matrix-Matrix multiplication operation is essentially the Matrix-Vector multiplication problem placed within a loop. If we treat the columns of the second matrix as individual vectors, we can easily apply the above operation several times over to produce the proper results.

Discrete Convolution Theory

To provide efficiency in computation as well as compatibility with other processor functions, the philosophy behind the discrete convolution operation is to treat the array of cells as a pipeline. Each cell focuses on a particular stage in the pipeline, while data is fed into the array serially. The result is an output for every cycle once the pipeline is fully initialized. In order to build the convolution, the fan out implementation was first examined.

In the fan out design, each of the cells is preloaded with a static value of H, and input X is fed serially from the left. In each cell, the shifting value X is multiplied by the cell's static value of H. The results of all cells are added together to produce one value of the output.

The range of H for this implementation is unfortunately limited to the number of cells in the system, assuming the convolution is a one pass algorithm. As well, for each zero value in the H equation, an entire cell must be wasted on a calculation that will always result in zero. Take for example the following equation.

$$h[n] = A\delta[n] + 0\delta[n-1] + 0\delta[n-2] + B\delta[n-3]$$

Implementing it on the initial design, the first cell would be loaded with A, the second 0, the third 0, and the fourth B. The zero coefficients make the second and third cells perform operations in which the result is already known.

In order to make better use of the cells, it is more efficient to simply place bubble stages in the data stream so zero terms do not waste cell computation time. To do the bubbling, a FIFO queue is placed in each cell that would delay the input from passing on to the next cell before the proper time has passed. The queue would have to be setup for each time the overall convolution is performed, but allows for a greater range of flexibility in the system. This idea is similar to placing a variable amount of NOP's in microprocessor code in order to fix timing sequences.

An acceptable approach to the problem of upgradability is to do the summations in small doses as the terms become available. elRoy's convolution strategy is to pass a running sum of terms through each stage and provide each stage with the appropriate values at the correct times.

The following equations illustrate the convolution process.

$$x[n] = A\delta[n] + 0\delta[n-1] + B\delta[n-2] + C\delta[n-3] + D\delta[n-4]$$

$$h[n] = E\delta[n] + F\delta[n-1] + G\delta[n-2] + H\delta[n-3]$$

$$y[n] = x[n]*h[n]$$

Since h[n] of the convolution can be thought of as a device that shifts and scales the output by h[n]'s terms, the following table represents the output.

		1					
y[0] =	EA						
y[1] =	E 0	+	FA				
y[2] =	EB	+	F0	+	GA		
y[3] =	EC	+	FB	+	G 0	+	HA
y[4] =	ED	+	FC	+	GB	+	H0
y[5] =			FD	+	GC	+	HB
y[6] =					GD	+	HC
y[7] =							HD

From this table, it is clear that there involves a good bit of symmetry in the output of the convolution. There are two basic keys to building the system. The first fact is that each column of the table has the same corresponding coefficient of h[n]. The second fact is that the coefficients of x[n] are found in order vertically for each column. This brings about the idea that the h[n] values may be serially loaded, and that if the operations were timed correctly, the values of x[n] could be broadcast to all of the cells.




Figure 5: Discrete Convolution Configuration




Figure 6: Convolution Pipe

We apply the facts of the convolution to the following procedure, as illustrated in figures 5 and 6.

- 1) Zero all of the accumulators.
- 2) Slide x[n] into the dynamic register of the cells so that the cells will appear with A in the far right cell, and D in the far left cell. This is done by serial insertion.
- 3) Set up the zero bubbles. For this example this is done by instructing the second processor from the right to add one extra wait state (via the fifo queue) before it puts out and output.
- 4) Load the first value of h[n] (or E in this case) in parallel to all of the cell's static register.
- 5) Multiply the static register by the dynamic register in each cell, and add it to the accumulator of each cell.
- 6) Shift all of the accumulator values one step to the right. (i.e., into an accumulator or fifo)
- 7) Repeat from step 4 until all operations are done. This should be monitored by the control unit. The number of results = length(x) + length(h) 1.

Since x[n]*h[n] = h[n]*x[n], the sequences h[n] and x[n] could also exchange roles in the above scenario. Ideally, the sequence that is longer, but still smaller than the number of cells should be held in the cells (x[n] in the previous scenario).

The largest benefit of the system is that an output is cranked out every cycle without a need for one large adding system. Additionally, the hardware is compatible with the other implemented matrix operations.

II. Architecture

System Design and Architecture

The architecture used to implement elRoy consists of a main controlling processor, a systolic linear array of cells, and a memory unit. Data values within the system are all 16-bit, two's compliment, integer numbers.

As mentioned earlier, the cells in the systolic array follow a form of the moving results architecture. However, since different operations require different architectures, elRoy's cells must allow a flexible and controllable datapath. The elRoy system achieves this by passing microcode words to cells as changes in the cell control are required. The main processor controls not only the configuration of the cells, but also the entire data flow for the overall system.

Main Processor(figure 9)

The main processor is a small scale processor that interprets code and controls the whole system. It contains an ALU, an register file with 8 registers, a state machine that controls the system, and logic to handle bus arbitration and data flow. All components in the main processor were designed down to the gate level, except for the state machine. The state machine is a simple model with the normal Fetch, Decode, and Execute stages, along with additional stages for some cell operations.

Cell Array

The cell array is a linear arrangement consisting of up to 32 identical cells. Each cell has a bank of dip switches determining the cell's local 5-bit address. An extra parallel load bit in the address indexing scheme allows the cells to all accept information from the same source.

Individual Cell(figure 8,10)

An individual cell contains the logic to determine if it is being spoken to by the main processor, as well as the ability to interpret micro-code instructions. The cell contains two registers RA and RB that hold the 16-bit data values that are to be multiplied. The RA register serves as a means of serial loading from the previous register, while the RB register reads 16-bit data values broadcast to all cells. The result of the multiplication can be accumulated, added to the previous cell's accumulator value, or simply passed along to the next cell. A FIFO queue can additionally be used to add delay stalls to the passing of results. The FIFO queue has an adjustable value of up to 7 stalls between cells. Components for the cell were all originally written exclusively to the gate level. To optimize the synthesis process, the adder and multiplier units were changed to simple VHDL models.

Memory

Memory consists of two 32-bit data pathways to the main processor, as well as some standard memory control signals. While the original model consisted of a signal 32-bit bi-directional data pathway, the model was changed to two uni-directional 32-bit pathways for simplicity and clarity. The memory can only access even addresses, since elRoy only deals in 16-bit data values.




Figure 7: elRoy Flow Diagram




Figure 8: Individual Cell




Figure 9: Main Processor Components




Figure 10: Cell Components

III. Synthesis

Synthesis and Partitioning

The synthesis process involves taking a high level VHDL description of an ASIC design and translating it into gate-level netlists. The gate-level netlists are modeled in various technology libraries. These net-lists can then be exported to hardware for the purpose of testing. The Synopsys VHDL Compiler can be used to synthesize ASICs.

The synthesis can be optimized for a variety of factors such as speed, area and power consumption. Constraints are used to control which factors the compiler emphasizes. Speed or timing constraints are used to specify maximum delay through a particular path (usual the critical path). The compiler will usually attempt to get as close as possible to the specified goal. Area constraints specify the maximum amount of space a design is allowed to take up. This is usually given in term of a total gate count. Power constraints refer to the maximum amount of power the ASIC can dissipate.

Synthesis libraries contain information that the compiler needs in order to best create a netlist for a given design. Technology libraries contain much information, including the area, propagation delay and power consumption of a given cell. This information allows the compiler to make the correct choices based on the operating constraints.

In elRoy, the synthesis process was *relatively* straightforward. Our initial design was in most places taken down to the gate level. The one exception, the shift-add multiplier, was replaced by the synthesis multiplier for speed purposes. In most cases this made synthesizing elRoy easier. Still, since this was such a new process problems arose that required resynthesizing.

After running through the synthesis tutorial, we started off by synthesizing the lower level components using the design compiler. We worked our way up the design slowly until the full design had been synthesized. At this point, much time was spent attempting to translate the synthesized netlists back into the *sge* environment. Unfortunately the symbol library for the Xylinx parts was corrupted.

It was discovered that the xblocks synthetic library was not supported yet by the partitioning software, so the design was resynthesized. It was then discovered that using the FPGA compiler would generate better results. Unfortunately an old .synopsys_dc.setup was used and the xblocks synthetic library was still in the file. The design was synthesized yet again using the FPGA compiler with no xblocks.

At this point a week was spent mopping up the original design (a state machine had been added, and much debugging had taken place since the beginning of the quarter). The new design was then resynthesized. The partitioning software had not yet been installed, so some time was spent generating .mra and .sim files from the synthesized design, and then testing these files. Only limited testing was done before the partitioning software was installed (i.e. the multiplier and adder in the cell).

Another unfortunate problem was found at this point. The naming convention used by Xylinx for the gate level parts was found to be the exact same naming convention used by us (part name, inputs and outputs). Using search and replace on all our VHDL files fixed this problem, and the design was resynthesized yet another time.

We then used silicon concepts partitioning software. The software essentially takes a netlist description of gates and translates it into an internal format. The netlist is then run through prepartitioning and partitioning in order to isolate all of the structures in the hardware that require special handling. You then 'create hardware' which pops up a description of the zycad box. The partitioned hardware can then be assigned to zycad cards. The design is then routed, and finally compiled.

MANY problems were encountered with the partitioning hardware. The most crippling problem encountered was the translator, which had trouble reading in the design. Slightly over two weeks were spent fixing problem after problem, until the thing would finally read in. Unfortunately at this point we realized just how large our design had become. The full array was out of the question. In fact only the main processor OR one cell could fit at any given time. Furthermore, the main processor used tri-states, which the router did not seem to like. Also, the size of the multiplier was too large for one chip. If, however, the design was broken down, it broke into gates. This meant too many I/Os. We were finally able to get the thing to actually fit into one chip. The routing and compiling were done overnight in the background, and the necessary files to go to the zycad boxes sit on our account, which is where the project stands now.

In general the synthesis tools were excellent. Synopsys did an excellent job. The compiler required a large address space, but that was not a problem once our accounts on the Suns were activated. The silicon graphics software was rather poor. We got the impression that we were working with a beta version (for instance, multiple error messages that differed only in grammar would be returned). The translator was simply awful. The software looked like it was written for a Macintosh.

IV. Programming

Programming elRoy

Since the elRoy system contains multiple processors, there are several issues that users must face when writing programs to control elRoy. For the average user, elRoy provides a minimal assembly instruction set that handles the challenging task of concurrency within array tasks. However, elRoy also provides a means of programming at a lower system level for advanced users with specific needs. This allows users both flexibility and security in using elRoy today and in the future.

Overall Strategy

The elroy system was designed to appear as a single unit to the programmer. While program execution is sometimes handed over to the processor array, execution all appears to take place within the main processor. The user has standard programming hardware available such as a register file, an ALU, a stack, and subroutine support. Additionally, the main processor can be used to set up the systolic processor array. Cells in the array are configured through microcode words routed from the main processor.

Since configuring the cells in the systolic array is often a tedious and challenging task, commonly used cell commands are predefined in the assembly language to aid programmers. However, the user still has the ability to configure the cells by hand as necessary. While the microcode words are generally difficult to program, it is important that users be able to manipulate the hardware in order to allow elRoy to be adapted to fit future challenges.

Assembly Instruction Format

The assembly instruction is broken into two 16 bit fields: the instruction resides in the top 16 bits and any data values exist in the lower 16 bits.

Instruction Fields

Op Code	Destination	Source 1	Source 2	Data Value
4 bits	4 bits	4 bits	4 bits	16 bits

The destination and source fields represent both the registers in the main processor as well as data paths to particular cell busses. There are eight registers R0 through R7 within the main control unit. These registers are general purpose read/write registers that the ALU and memory have access to.

There are also five special registers that control cell functions.

ACCIN:	Accumulate In	(Read only)	:Uses the result of the array as the source for writing to memory
ACCOUT:	Accumulate Out	(Write Only)	:Loads the Accumulate Out data register with data value specified
CINST:	Cell Instruction	(Write Only)	:Writes data value to the cell instruction register
RA:	RA Bus	(Write Only)	:Pipe data value to RA input of left cell
RB:	RB Bus	(Write Only)	:Pipe data value to RB bus

Assembly Language Instructions

ALU / Register Oper	ations:				
XORR:	(destination)	=	(source 1) XOR	(source 2)
ADDR:	(destination)				(source 2)
SUBR:	(destination)				
COPYR:	(destination)	=	(source 1)	
ANDR:	(destination)	=	(source 1) AND	(source 2)
ORR:	(destination)	=	(source 1	OR	(source 2)
NOP:					
ALU / Data Value O	perations				
XORD:		=	(source 1) XOR	Data Value
ADDD:	(destination)	=	(source 1) +	Data Value
SUBD:	(destination)	=	(source 1) -	Data Value
ANDD:	(destination)	=	(source 1) AND	Data Value
COPYD:	(destination)	=	Data Valu	ie	
ORD:	(destination)	=	(source 1	OR	Data Value
Memory Operations:					
LOAD:	(destination)	[so	urce 1]	Loads de	estination register from
					in source register
WRITE:	[destination]	(so	urce 1)		the value in source register
				to the a	ddress in destination register
Branch Operations:					
JMP:	16 bit value			Jump to	16 bit address
CMP:	(source 1) -	(s	ource 2)		but do not store, setting flags.
CMPD	(source 1) -		ata		but do not store, setting flags.
JE:	16 bit value		ııı		16 bit address if Zero flag set
JA:	16 bit value				16 bit address if Positive flag set
JSR:	16 bit value			-	subroutine at 16 bit address
RETURN:				A STATE OF THE STA	om subroutine
Call Instanctions					
Cell Instructions: CSETDEL:	(coll) 2 bit wo	lua		Cata dala	win colored coll to 2 hit welve
	(cell) 3 bit va	uue			y in selected cell to 3 bit value
CLRA:					into pipe, holding previous lates, and clearing RB's.
CLAA:	(cell)				and accumulate
CPASS:				Pass acci	imulates out / produce answers
CCLEAR:	(cell)				cell settings (RA/RB/ACC/Delay)
CLOAD:	(source 1)				data lines the data value from
					ress in source register
CLOADD:	16 bit data val	ue			data lines the 16 bit data value

Cell Microcode Format

The microcode instruction that is sent to a cell consists of 16 bits. The description is as follows.

16 bit Cell Instruction

Cell ID	RA Attributes	RB Attributes	Accumulate Attributes	Delay
6 bits	1 bit	2 bits	3 bits	4 bits

Cell ID Field

Parallel Load	Cell Address
1 bit	5 bits

RA Attributes

Load	External	on	Clock
1 bit			

RB Attributes

Load External on Clock	Zero Value
1 bit	1 bit

Accumulate Attributes

Load External on Clock	Zero Value	Sum with Multiply Result
1 bit	1 bit	1 bit

Delay

Load from Microcode Word	Delay Value
1 bit	3 bits

Translations Using the TIM Assembler

The TIM assembler is used to translate elRoy assembly code into a machine language form that the system can run. While the TIM assembler provides an acceptable translation of instruction to hexadecimal values, it lacks some of the required addressing details needed by elRoy.

Since the assembly programs had to be run in VHDL, they needed to be translated from hexadecimal to a form that Synpopsys could understand. A C program (see appendix) was written to translate the assembly listing files into code that could be easily imported into Synopsys. One of the problems with the TIM assembler in its use with elRoy is that TIM assumes that the program counter fetches values in 32-bit chunks. Unfortunately, elRoy was designed to address memory in a logical 8-bit fashion due to the needs of data flow. Where TIM counts its memory locations by ones, elRoy needs values to be counted by fours.

The C program addresses this problem by adjusting every memory reference by multiplying it by four. While it doesn't make much logical sense to have to essentially compile an assembly program and then parse it again to fix errors, there was no adequate way to force TIM to address memory the way elRoy needed.

The assembly definition file is listed in the appendix.

Assembly Programs

For the three program goals of the project, specific assembly test programs were coded to prove the theory of design. All source code is listed in the appendix.

Convolution

For the convolution program, the system needed to load an H array into the cells and then present an X array through broadcasting. Additionally, the non-trivial task of writing assembly to pack the H array was also tackled. Cell utilization was maximized by having the assembly program examine the H array and determine if it could figure out a bubble system to manage zeros in the H array. In doing this, the system proved that the assembly language could set the cell delays without human interaction.

Sample data was applied in several versions of the assembly to prove that the algorithm and system did in fact do a proper convolution. On one run, a square wave was chosen as the X array, and a single square pulse was chosen for H. As expected, the square wave was convolved into a triangle wave (a pulse convolved with a pulse of equal width results in a triangular pulse with scaled height). The same square wave was then applied to a first difference filter ([1 -1]), resulting in spikes corresponding to the changes in the input. Other test runs were performed with arrays designed to take advantage of the packing algorithm, and the results were verified with MATLAB.

Matrix-Vector Multiplication

The matrix-vector program explored an alternate configuration for the cell array. The accumulates for each cell were set to load and accumulate internally, and inputs were slided in serially after every multiplication. The algorithm outlined in the theory section of this report was applied to the assembly language. After allowing the program to run, memory was examined and the proper values were discovered in the proper locations.

Matrix-Matrix Multiplication

The matrix-matrix assembly was created by adding particular code around the matrix-vector algorithm. Specifically, looping was implemented to achieve the desired result. The stack had to be used for temporary space during this operation, due to the lack of registers. The sample case chosen for this operation was a 4x9 matrix times a 9x4 matrix. The results were again found to be correct after verifying the results with MATLAB. For a time, larger matrices were considered as candidates for the multiplication, but the burden of time involved in verifying 81 or more answers allowed the 4x9 case to be adequate enough to prove the architecture.

V. Testing

Testing

Testing the elRoy system was taken very seriously due to the theoretical nature of the project. While testing the hardware implementation was not possible due to size constraints in the emulator boxes, the Synopsys environment was found to provide an accurate means of verifying the design's concepts. Testing was broken up into two stages within Synopsys: component testing and overall system testing.

Since a large portion of the design was written in low level logic, it was necessary to test all of the individual parts that would normally be represented by behavioral VHDL code. Tests were performed to cover as many parts as possible without compromising the accuracy of the tests. Several examples of the tests are included in the appendix. While the tests were tedious, they proved that elements worked as they were designed. The next stage of testing investigated whether what was designed was what really needed to be done.

The largest amount of debugging time was a result of the overall system testing. While elements of the design often worked as individual parts, it was discovered that the communication between each part was sometimes mismatched. Testing the overall system came late in the project due to the need for all parts to be defined and working. Additionally, the proper assembly code had to be written to test the operation of the machine. Inevitably, several unknowns had to be tested at the same time.

The first and most important test program to be run on the machine was a simple convolution operation (listed in the appendix). Since the algorithm is fairly complex and operation intensive, the majority of the errors in the state machine and datapath were found after several sessions of debugging. The convolution assembly was shown to produce the correct answers as well as pack arrays as designed. A great deal of time was then spent on verifying the Matrix-Vector and Matrix-Matrix multiplications. After modifications were made within the TIM assembler and the overall machine, all three algorithms were determined to produce correct results. All answers were verified in MATLAB.

Since the three program goals were met with great success, it was determined that our theories of machine design as well as machine implementation were correct.

Theoretical Speed Comparisons

A few 'C' programs were written to benchmark the multipliers on the Pentium. These were tested on the machines in the VLSI lab (60 MHz). The program took 38.2 seconds to calculate 100 million multiplies of two variables of type int. This comes out to 22 clock cycles per multiply. elRoy currently takes 18 clock cycles for a multiply-accumulate chunk. Given two functions with lengths M and N, the Pentium would take (N)(M)(22)(clock period). elRoy, with an array of size X would take (N)(M)(18)(clock period) / X. The table below charts out the ratio of calculation times required for various values of X and the two clock rates (in MHz):

Ratio (Pentium/elRoy)	Number of Cells	elRoy Clock Rate	Pentium Clock Rate
0.15	4	2	66
0.3	4	2	33
0.74	4	10	66
2.37	64	2	66
4.74	64	2	33
11.85	64	10	66
47.41	256	10	66
94.81	512	10	66
625.76	1,024	33	66

The gain is remarkable. Also note that elRoy currently uses an unoptimized algorithm for the multiplies. A faster algorithm would greatly reduce the clock cycles required per multiply and enhance the speedup factor. Also, these factors due not include the pipelining introduced by the FIFO queue in each cell. For very specialized input vectors, the time savings approaches another factor of seven per cell. The 652.67 in the last example becomes a staggering 4,485,447.68. Note also that these numbers do not reflect memory reads and writes.

Conclusions

The elRoy system provides a great deal of insight into the amount of thought required in building parallel systems. While the benefits for building such systems are obvious in special high calculation jobs, the level of complexity jumps in every level of computer usage, from the design to the programming language. However, once these issues are dealt with, their lessons can be applied to several similar applications.

Although the project was too large to fit into the hardware emulators, we were still able to verify the theory of design through software emulation. Since the implementation was elaborated down to the gate level, the simulations generated results that correspond to those expected with the actual hardware implementation.

Overall, elRoy was a large challenge for the design team because it journeyed into an area with no obvious guidelines or models. The model for the system was constructed bottom up as we blindly felt our way through often unstable requirements. As a result, the design underwent several revisions, each adding new characteristics to the overall system. We feel that it is nearly impossible to design an experimental system such as elRoy without redesigning the machine as you work along.

The end product satisfies our original goals. The system is easily expandable and allows a flexible architecture to perform several high computation algorithms. All three specified mathematical programs were assembled, tested, and verified for our architecture. While elRoy's use in the real world is limited to education, it serves as a convenient model for the advantages of a mixture of various architectures. In the least, it has served as a back bone for our design team, and its design can never be fully documented.

CRAIG UNER

Appendix A: TIM Assembly Definitions

43 CELLP:

```
Mar 12 11:52:13 1995
HALE Listing: asm. src
                                                Page 1
Line ASSEMBLY LANGUAGE DEFINITION FILE FOR ==>elRoy<==
    TITLE
           ASSEMBLY LANGUAGE DEFINITION FILE FOR ==>elRoy<==
     WORD
     WIDTH
    LINES
    File: ASM.SRC Purpose: Assembly definitions for the elRoy pr
      Craig Ulmer / Darrell Stogner
                                            CompE 45
      No Modifications without Authors' consent
    NUMCELLS: EQU
                 H#0004
                        ; Number of cells in the system
     ; Standard REGISTER ASSIGNMENTS
    R0:
                   B#0000
             EQU
  18 R1:
                   B#0001
  19 R2:
                   B#0010
    R3:
                   B#0011
  21 R4:
                   B#0100
  22 R5:
                   B#0101
  23 R6:
                   B#0110
    R7:
                   B#0111
     ; SPECIAL FUNCTION REGISTERS
    · ********************
                             ; ACCUMULATE IN - WRITE ONLY
    ACCIN:
                   B#1000
    ACCOUT:
                             ; ACCUMULATE OUT - READ ONLY
                   B#1001
    CINST:
                   B#1010
                             ; CELL INSTRUCTION
  31 RA:
                   B#1011
                             ; DATA FOR RA
     RB:
                   B#1011
                             ; DATA FOR RB
                   B#1100
    CDELINT:
                             ; DELAY INTERNAL
     EXTDATA:
                            ; USE A 16BIT DATA VALUE
             EQU
                   B#1101
  35
     . *******************
    ; CELL FUNCTION EQUATES
     . ********************
     CELLO:
                   B#000000
              EQU
     CELL1:
                    B#000001
              EQU
                    B#000010
    CELL2:
              EQU
    CELL3:
                    B#000011
              EQU
```

EQU B#100000

44 ; ********************************


; PARALLEL LOAD ALL CELLS

HALE Listing: asm.src Line ASSEMBLY LANGUAGE DEFINITION FILE FOR ==>elRoy<==

Mar 12 11:52:13 1995

Page

```
; INSTRUCTION OPCODE LABELS - MUST BE 4-BITS
                      B#0000
   LOR:
               EQU
                       B#0001
   LXOR:
                       B#0010
   LADD:
                       B#0011
                       B#0100
   LAND:
                       B#0101
52 LCOP:
                       B#0110
53 LPUSH:
                       B#0111
54 LPOP:
55 ; JUMP INSTRUCTIONS
                      B#1000
   LJMP:
               EQU
                       B#1001
   LJA:
                       B#1010
                       B#1011
   LCMP:
                      B#1100
60 LRTS:
                       B#1110
    LJSR:
   ; LOAD INSTRUCTIONS
                       B#1101
   LLOAD:
                       B#1111
    LWRITE:
    ; SETUP
                                              ; 4-BIT ZERO VALUE
                       B#0000
   NULL:
                                              ; 4-BIT OPCODE FIELD
                       4VLCOP
    OPCODE:
                                              ;16-BIT FIELD
                       16H#0000
   BLANK16:
                       16VH#0000,16VH#0000
                                              ;32-BIT DATA DIRECTIVE
71 DW:
    ; ASSEMBLY LANGUAGE INSTRUCTIONS
    75 ; Register to Register ALU ops
                       LXOR, 4VH#0, 4VH#0, 4VH#0, BLANK16
   XORR:
                       LADD, 4VH#0, 4VH#0, 4VH#0, BLANK16
   ADDR:
                       LSUB, 4VH#0, 4VH#0, 4VH#0, BLANK16
    SUBR:
                       LCOP, 4VH#0, 4VH#0, NULL, BLANK16
               DEF
    COPYR:
                       LAND, 4VH#0, 4VH#0, 4VH#0, BLANK16
    ANDR:
                       LOR, 4VH#0, 4VH#0, 4VH#0, BLANK16
   ORR:
               DEF
   ; Register Ops with 16 bit data
                       LXOR, 4VH#0, EXTDATA, 4VH#0, 16VH#0000
    XORD:
                       LADD, 4VH#0, EXTDATA, 4VH#0, 16VH#0000
               DEF
                       LSUB, 4VH#0, EXTDATA, 4VH#0, 16VH#0000
    SUBD:
               DEF
                       LCOP, 4VH#0, EXTDATA, NULL, 16VH#0000
    COPYD:
                      LAND, 4VH#0, EXTDATA, 4VH#0, 16VH#0000
87 ANDD:
                       LOR, 4VH#0, EXTDATA, 4VH#0, 16VH#0000
88 ORD:
```



HALE Listing: asm.src

Page

HALE Listing: asm.src Mar 12 11:52:13 1995 Page 3 Line ASSEMBLY LANGUAGE DEFINITION FILE FOR ==>elRoy<== CMPD: DEF LCMP, NULL, EXTDATA, 4VH#0, 16VH#0000 89 ; MEMOPS ; LOAD T LOAD: LLOAD, 4VH#0, 4VH#0, NULL, BLANK16 LWRITE, NULL, 4VH#0, 4VH#0, BLANK16 ; WRITE WRITE: LLOAD, 4VH#0, EXTDATA, NULL, 16VH#0000 LOADD: ; Load D ; BRANCHING JMP: LJMP, NULL, NULL, NULL, 16VH#0000 CMP: LCMP, NULL, 4VH#0, 4VH#0, BLANK16 JE: LJE, NULL, NULL, NULL, 16VH#0000 JA: DEF LJA, NULL, NULL, NULL, 16VH#0000 JSR: DEF LJSR, NULL, NULL, NULL, 16VH#0000 RETURN: LRTS, NULL, NULL, NULL, BLANK16 104 ; Other stuff LOR, NULL, NULL, BLANK16; OR RO WIT 105 NOP: 106 TIMSUCKS: DEF 16VH#0000,16VH#0000 ; For data 109 ; CELL ASSEMBLY LANGUAGE INSTRUCTIONS 111 ; CELL INSTRUCTION FORMAT (16 BITS): 112 ; HIGH 6 : CELL# : 1 -- CELL PARALLEL LOAD 113 ; : 5 -- CELL ADDRESS 114 ; 1 : RA : 1 -- LOAD EXTERNAL 115 ; 2 : RB : 1 -- LOAD EXTERNAL 116 ; : 1 -- SET TO ZERO 117 ; 2 : ACCUMULATE : 1 -- LOAD EXTERNAL 118 ; 119 ; : 1 -- SET TO ZERO 1 : ACC GATE : 1 -- ADD MULTIPLY RESULT TO ACCUMULA 120 ; 121 ; 4 DELAY : 1 -- LOAD NEW DELAY VALUE : 3 -- DELAY VALUE 122 ; LOW 123 ; 124 126 ; SET DELAY IN CELL 127 ; User specifies cell and delay value CELL# LOAD 128 ; 129 CSETDEL: DEF LLOAD, CINST, EXTDATA, NULL, 6VB#000000, B#00000 130

132 ; SET DELAY IN CELL BASED ON INTERNAL VALUES

Line ASSEMBLY LANGUAGE DEFINITION FILE FOR ==>elRoy<== RA holds the cell ID 133 ; RB holds the cell's delay 134 ; LLOAD, CDELINT, 4VH#0, 4VH#0, BLANK16 135 CSETDELI: 136 LOAD RA PIPE -- HOLDS ON TO PREVIOUS ACCUMULATE -- RB is Zero CELL# LOAD DEST 139 ; LLOAD, CINST, EXTDATA, NULL, CELLP, B#1000100000 140 CLRA: 141 143 ; LOAD RB AND ACCUMULATE EXTERNALLY - FOR CONVOLUTION, Acc from CELL# LOAD DEST 144 ; LLOAD, CINST, EXTDATA, NULL, CELLP, B#0101010000 145 CLAAE: 146 148 ; LOAD RB AND ACCUMULATE INTERNALLY - FOR MULTIPLICATION Acc fro CELL# LOAD DEST 149 ; 150 CLAAI: DEF LLOAD, CINST, EXTDATA, NULL, CELLP, B#0100010000 151 153 ; LOAD ACCUMULATOR - RA Constant, RB Zero, Load external Acc, Pass 154 ; LOAD DEST CELL# 155 CLACC: DEF LLOAD, CINST, EXTDATA, NULL, CELLP, B#0011010000 156 158 ; PASS OUT ACCUMULATES -- GIVES ANSWERS CELL# 159 ; LOAD DEST 160 CPASS: DEF LLOAD, CINST, EXTDATA, NULL, CELLP, B#0011010000 163 ; CELL CLEAR -- WIPES OUT DELAY AND ACCUMULATE, SETS RB TO ZERO 164 ; LOAD DEST CELL# 165 CCLEAR: DEF LLOAD, CINST, EXTDATA, NULL, 6VB#000000, B#00101 166 END

Mar 12 11:52:13 1995

Symbol Tab	ole	e: asm.sro	0							Pag	ge 5
ACCIN	A	00000008	ACCOUT	A	00000009	ADDD	D		ADDR	D	
ANDD	D		ANDR	D		BLANK16	A	00000000	CCLEAR	D	
CDELINT	A	0000000C	CELL0	A	00000000	CELL1	A	00000001	CELL2	A	00000002
CELL3	A	00000003	CELLP	A	00000020	CINST	A	ACCCCCC	CLAAE	D	
CLAAI	D		CLACC	D		CLRA	D		CMP	D	
CMPD	D		COPYD	D		COPYR	D		CPASS	D	
CSETDEL	D		CSETDELI	D		DW	D		EXTDATA	A	000000D
JA	D		JE	D		JMP	D		JSR	D	
LADD	A	00000002	LAND	A	00000004	LCMP	A	0000000B	LCOP	A	00000005
LJA	A	00000009	LJE	A	0000000A	LJMP	A	80000000	LJSR	A	000000E
LLOAD	A	000000D	LOAD	D		LOADD	D		LOR	A	00000000
LPOP	A	00000007	LPUSH	A	00000006	LRTS	A	000000C	LSUB	A	00000003
LWRITE	A	000000F	LXOR	A	00000001	NOP	D		NULL	A	00000000
NUMCELLS	A	00000004	OPCODE	D		ORD	D		ORR	D	
RO	A	00000000	R1	A	00000001	R2	A	00000002	R3	A	00000003
R4	A	00000004	R5	A	00000005	R6	A	00000006	R7	A	00000007
RA	A	0000000B	RB	A	0000000B	RETURN	D		SUBD	D	
SUBR	D		TIMSUCKS	D		WRITE	D		XORD	D	
XORR	D										

Definition Phase complete. O error(s) detected. Appendix B: Test Programs

Convolution PROGRAM

This Pragram Analyzes AN H Array, figures out the delays and Cell weights, AND Convolve the HAND X Arrays. The Complexity of this program is due to the Array Packing Algorithm. The Packing Algorithm maximizes cell usage by determining bubbles in the Convolution Pipeline.

HALE Listing: 0	convol	ve.asm		Mar 12 14:	56:45	1995	Page	1
Addr	Line	CONVOLUT	ION Progr	cam				
	1	TITLE C	ONVOLUTIO	ON Program				
		LIST F,W						
		LINES 50						
	4	;/-/-/-/	-/-/-/-	-1-1-1-1-1	1-1-1-1	-1-1-1-1-	1-1-1-1-1-	-/-/-/-/-/-/
-/-/-/-								
	5	; Convol	ution Ass	sembly Progr	cam for	use with	elRoy Sys	stolic Array Arc
hitecture								
	6	; Craig	Ulmer / I	Darrell Stog	gner			COMPE
4500/4510								
	7	;						
								rs' consent
	9	;/-/-/-/	-/-/-/-	-/-/-/-/-/	-/-/-/	-/-/-/-	/-/-/-/-/	-/-/-/-/-/-/
-/-/-/-	10							
OOOOO DADOOOAO	10		E. COLEM				or out the	e cells of all v
00000 DAD000A8 alues		BEGINCOD	E: CCLEAR	*		, cre	ar out the	e ceris or arr v
	12		and the second of the					
	13	; " " " " " " " "		* * * * * * * * * * * * * * * * * * * *		18 07 19 01 18 88 27 11 11		
* * * * * * * * * * * * * * * * * * * *			*					
		; Find D	The second secon			. h . J . l	a about a	be in each coll
h	15	; This	algoriti	nm rinds out	t what	the delay	s should	be in each cell
by	10		and an art to be seen	and the and 1	laakina	for more		
				ough H and I				
	17	N. Committee	gisters:	R6: # elem				
	18			R4: Temp 1		V-A	ues	
	19			R3: # dela				
	20 21			R2: Currer				
	22			R1: # elem				
	23	*		RO: H arra				
	24							
	2.1	,						
	25							
00001 50D0004C	26		RO.COI	NSTHPOS%:	: Lo	ads the 1	ocation o	f H
00002 D1000000	27		R1, R0	The state of the s		ads H Len		
00003 21D10001	28			H#0001				by 1, for loopin
g								
00004 20D00002	29	ADDD	RO,RO	H#0002	; Se	t H point	er to fir	st element
00005 52D00000	30	COPYD	R2,H#0	0000	; Cu	rrent Cel	l is #0	
00006 55D0004E	31	COPYD	R5, RA	VALS%:	; Se	t R5 to n	ext RA wr	ite address
00007 56D00000	32	COPYD	R6,H#	0000	; Se	t element	s counted	to 0
	33							
00008 53D00000 ero	34	ACTIVELO	OP:COPYD	R3,H#000	00 ; S∈	t the num	ber of ze	ros counter to z
	35							
00009 31D10001	36	NEXTEL:	SUBD	R1, R1, H#000	01 ; De	crease th	e number	of elements by o
ne								
0000A A000001B	37	JE	DONEE	LE%:	: If	no more	elements,	go on to RA ins
ertion								
0000B 26D60001 ted	38	ADDD	R6,R6	,H#0001	; Ir	crease th	e number	of elements coun
0000C D4000000	39	LOAD	R4,R0		; Lo	ad the ne	xt value	of H into R4
0000D 20D00002	40			,H#0002		crease th		
0000E B0D40000	41		R4,H#			e if elem		
0000F A0000017	42			ZERO%:		zero, de		
2 2 2 2 3 3 3			2 5 500					

0002C B0D20004

0002D A000002F

0002E 80000029

CMPD

JE

84 JMP

R2. NUMCELLS

LOADRASLOOP%:

DOCONV%:

HALE Listing:	convolve.asm	Mar 12 14:	:56:45 1995	Page 2	HALE Listing: c	onvolv	e.asm	Mar 12 14:5	6:45 1995	Page 3
Addr	Line CONVOLUTI	ON Program			Addr	Line	CONVOLUT	ION Program		
	43					85				
	44		: Current el	ement was non-zero		86				
00010 F0540000		WRITE R5, R4		his RA value, place on sc		87		* 14 11 18 11 11 11 11 11 11 11 11 11 11 11		
ratch pad			,	nie rat varac, prace on se	24 . 01 . 02 . 31 . 31 . 31 . 31 . 31 . 31	07	,			
00011 25D50002	46 ADDD	R5, R5, H#0002	· Point to t	he next RA scrap pad		88	· Do Con	volution		
00012 DC230000		I R2, R3		rrent cell delay		89	A		e actually ne	rforms the convolution ope
00012 DC230000	48 ADDD	R2, R2, H#0001	; Set to the		ration	03	, 111	is section of the cou	e accuarry pe	LIOIMS CHE COMVOLUCION OPC
00013 22D20001	49 CMPD	R2, NUMCELLS		ve hit the last possible	Lacion	90	. 00	gisters: R7: Length	of v	
cell	T CITED	TE / TOPICE DED	, bec it we	ve mie ene rase possible		91			ements we've	counted
00015 A0000026	50 JE	DORAS%:	. If you do	a truncated convolution		92			ess of new RA	
00015 80000008		ACTIVELOOP%:		art the loop again					load value o	
00010 0000000	52	ACTIVEDUOLO.	, 11 1100, 50	art the 100p again		93				L n
	52		. Found a gov	o add it to the lint		94		R3: Y Posit		
00017 00030007	EA POINTOPPO	- CMDD D2 11#0007		o, add it to the list		95		R2: X Posit		
00017 B0D30007	54 FOUNDZERO	: CMPD R3, H#0007	; theck to se	e if we've gotten all of		96		R1: Length		
our delay	EE TO	CEMPER 9				97		RO: Length	OI A	
00018 A0000010	55 JE	SETDEL%:	; Too many ze	ros, we must use an RA as		98				
- 00010 22520001	r.c. annn	D2 D2 **** 0001	0.1			0.0				
00019 23D30001	56 ADDD	R3, R3, H#0001	; Otherwise,	increase the delay by one		99				
0001A 80000009	57 JMP	NEXTEL%:				100			lution Assemb	
	58				0002F 53D00057		DOCONV:			ion of Y Array (Result)
	59		; We've finis	hed with the h elements,	00030 52D00047	102	COPYD	R2, CONSTXPOS%:		ion of X array
check	60 B011BB1 B	00010 00 001100110000			00031 51D0004C	103	COPYD	R1, CONSTHPOS%:		ion of H array
0001B 50D0004C				osition to get length	00032 D0200000	104	LOAD	R0, R2	; Get the le	
0001C D1000000		R1, R0	; Get length		00033 22D20002	105	ADDD	R2, R2, H#0002		irst element of X
0001D B0160000		R1, R6		h elements we counted	00034 D1100000	106	LOAD	R1, R1	; Get the le	
0001E A0000026	63 JE	DORAS%:	; If equal, t	hen we filled array perfe		107	SUBD	R1, R1, H#0001	; Set to H-1	
ctly					00036 59D00000	108	COPYD	ACCOUT, H#0000		c to always be zero
	64				00037 27100000	109	ADDR	R7, R1, R0		X + length H - 1
0001F 54D00000	65 COPYD	R4,H#0000	; Set the RA	write value to zero	00038 F0370000	110	WRITE	R3, R7		th Y to first Y address
	66				00039 23D30002	111	ADDD	R3, R3, H#0002	; Increase Y	pointer
	67		; We did not	completely fill the array		112				
, pad out					0003A DAD08150	113	CLAAE		; Set up for	the convolution operation
00020 F0540000	68 PADZEROS:	WRITE R5, R4	; Write to th	e next RA scrap place		114				
						115			; There are	still X values to send thr
00021 25D50002	69 ADDD	R5, R5, H#0002	; Point to th	e next RA scrap place	ough					
00022 22D20001	70 ADDD	R2, R2, H#0001	; Point to th	e next cell	0003B DB200000	116	STILLX:	LOAD RB, R2	; Load the n	ext x val into RB
00023 B0D20004	71 CMPD	R2, NUMCELLS	; See if we'v	e hit the last cell yet	0003C F0380000	117	WRITE	R3, ACCIN	; Write the	result to next y
00024 A0000026	72 JE	DORAS%:	; Yes, load t	he RA pipe	0003D 23D30002	118	ADDD	R3, R3, H#0002	; Increase y	pointer
00025 80000020	73 JMP	PADZEROS%:	; No, continu	e padding	0003E 22D20002	119	ADDD	R2, R2, H#0002	; Increase x	pointer
	74				0003F 30D00001	120	SUBD	RO, RO, H#0001	; Decrease x	counter
	75				00040 9000003B	121	JA	STILLX%:	; If not zer	o, keep churning
00026 DAD08220	76 DORAS: C	LRA	; Begin loadi	ng the RA pipe		122				
00027 52D00000	77 COPYD	R2,H#0000	; Begin at fi	rst cell	00041 DBD00000		STILLH:	LOADD RB, H#0000	; Load zero	into the RB pipe
00028 55D0004E	78 COPYD	R5, RAVALS%:	; Set first a	ddress or RA scratch pad	00042 F0380000	124	WRITE	R3, ACCIN		It out to next y
00029 DB500000	79 LOADRASLO	OP: LOAD RA, R5		next RA to a cell	00043 23D30002	125	ADDD	R3, R3, H#0002		he y pointer
0002A 25D50002	80 ADDD	R5, R5, H#0002	; Increment p	ointer to next RA scratch	00044 31D10001	126	SUBD	R1, R1, H#0001		he h counter
0002B 22D20001	81 ADDD	R2, R2, H#0001	; Look at nex							
00000 00000000	02 CMDD	DO MIMORITO	. Con if water							

: See if we've loaded all

; If not, keep looping

; If so, Begin the convolution

convolve.lst

000000000000000000000000000000000000000	PACCESSOF.	20000000000	
	8E.0		

HALE Listing:	convolve.asm	Ma	r 12 14:56:45 1995	Page 4
Addr	Line CONVOLUTI	ON Program		
00045 90000041	127 JA 128	STILLH%:	; If not ze	ero, keep churning
00046 80000046	129 DONE: JM 130	P DONE	8:	
00047 00090001	131 CONSTXPOS	: TIMSUCKS	H#0009, H#0001	
00048 00020003	132	TIMSUCKS	H#0002, H#0003	
00049 00040005	133	TIMSUCKS	H#0004, H#0005	
0004A 00060007	134	TIMSUCKS	H#0006, H#0007	
0004B 00080009	135	TIMSUCKS	H#0008, H#0009	
0004C 00030001	136 CONSTHPOS	: TIMSUCKS	H#0003, H#0001	
0004D 00020003	137	TIMSUCKS	H#0002, H#0003	
0004E 00000000	138 RAVALS:	TIMSUCKS		
0004F 00000000	139	TIMSUCKS		
00050 00000000	140	TIMSUCKS		
00051 00000000	141	TIMSUCKS		
00052 00000000	142	TIMSUCKS		
00053 00000000	143	TIMSUCKS		
00054 00000000	144	TIMSUCKS		
00055 00000000	145	TIMSUCKS		
00056 00000000	146	TIMSUCKS		
00057 00000000	147 CONSTYPOS	: TIMSUCKS		
000058 00000000	148	TIMSUCKS		
00059 00000000	149	TIMSUCKS		
0005A 00000000	150	TIMSUCKS		
0005B 00000000	151	TIMSUCKS		
0005C 00000000	152	TIMSUCKS		
0005D 0000000	153	TIMSUCKS		
0005E 00000000	154	TIMSUCKS		
0005F 00000000	155	TIMSUCKS		
00060 00000000	156	TIMSUCKS		
00061 00000000	157	TIMSUCKS		
	158			

Symbol Ta	ble	e: convolu	re.asm					I	Pag	re 5	
ACCIN	A	80000000	ACCOUT A	00000009	ACTIVELO A	A	80000000	ADDD	D		ADDR
D		ANDD	D	ANDR	D						
BEGINCOD	A	00000000	BLANK16 A	00000000	CCLEAR D)		CDELINT	A	000000C	CELLO
A 000000	00	CELL1	A 00000001	CELL2	A 00000002	2					
CELL3	A	00000003	CELLP A	00000020	CINST A	4	0000000A	CLAAE	D		CLAAI
D		CLACC	D	CLRA	D						
CNP	D		CMPD D		CONSTHPO A	1	0000004C	CONSTXPO	A	00000047	CONSTYPO
A 000000	57	COPYD	D	COPYR	D						
CPASS	D		CSETDEL D		CSETDELI I)		DOCONV	A	0000002F	DONE
A 000000	46	DONEELE	A 0000001B	DORAS	A 00000026	5					
DW	D		EXTDATA A	0000000D	FOUNDZER A	F	00000017	JA	D		JE
D		JMP	D	JSR	D						
LADD	A	00000002	LAND A	00000004	LCMP A	1	0000000B	LCOP	A	00000005	LJA
A 000000	09	LJE	A 0000000A	LJMP	A 00000008	3					
LJSR	A	0000000E	LLOAD A	000000D	LOAD I)		LOADD	D		LOADRASL
A 000000	29	LOR	A 00000000	LPOP	A 00000007	7					
LPUSH	A	00000006	LRTS A	0000000C	LSUB P	4	00000003	LWRITE	A	000000F	LXOR
A 000000	01	NARG	A 00000000	NEXTEL	A 00000009	9					
NOP	D		NULL A	00000000	NUMCELLS A	P	00000004	OPCODE	D		ORD
D		ORR	D	PADZEROS	A 00000020	0					
RO	A	00000000	R1 A	00000001	R2 F	4	00000002	R3	A	00000003	R4
A 000000	04	R5	A 00000005	R6	A 00000006	5					
R7	A	00000007	RA A	0000000B	RAVALS A	P	0000004E	RB	A	0000000B	RETURN
D		SETDEL	A 00000010	STILLH	A 00000041	1					
STILLX	A	0000003B	SUBD D		SUBR I	0		TIMSUCKS	D		WRITE
D		KORD	D	XORR	D						

Assembly Phase complete.

0 error(s) detected.

MATRIX-Vector Multiplication Program

Sels up the Array to work As A
Vector multiplication program. The MATRIX
Components are loaded in Serially, while
the vector is broadcast to the cells.
Results in only one uperation per matrix
Column.

HALE Listing: v	ector	.asm		Mar 13 14:15:2	28	1995 Page 1	
Addr	Line	MATRIX Pr	ogram				
		ve	ector				
		TITLE MA	TRIX Pro	gram			
	2	LIST F, W					
		LINES 50					
	4	;/-/-/-	/-/-/-/-	-/-/-/-/-/-/-	/-/	-/-/-/-/-/-/-/-/-/-/-	1-1-1-1
-/-/-/-							
	5	; Matrix	Mult Ass	embly Program	for	use with elRoy Systolic	Array Arc
nitecture							221122
	6	; Craig U	lmer / D	Darrell Stogner			COMPE
1500/4510	n						
	7	;	61				
						without the authors' con	
	9	;/-/-/-	/-/-/-/-	/-/-/-/-/-/-	/-/-	-/-/-/-/-/-/-/-/-/-/-	/-/-/-/
/-/-/-	2.2						
	10						
	11						
	12	. By to 30 92 05 64 56 55		20 22 22 28 28 21 21 25 26 16 27 52 56 10 E	11 11 11		
	13	; Multipl	y Matrx	X by Vector V			
	14						
	15	; Reg	isters:	R7: Constant 1	Row:	s of X	
	16	i		R6: X Last Add	dre	ss of a loop = X Starting	+ #Cols*
	17	;		R5: X starting	ga	ddress	
	1.8	;		R4: # Columns	of	X * 2 = Rows of V * 2	
	19	;		R3: RA Loop		Rows = Rows of V	
	20	;		R2: Multiply	Loop	p Rows = Rows of X	
	21	7		R1: Current V	Ad	dress	
	22	;		RO: Current X	Add	dress	
	23	;			11 11 11	** ** ** ** ** ** ** ** ** ** ** ** **	
10 00 10 10 01 01 01 07							
	24						
00000 DAD000A8	25	BEGINCOD:	CCLEAR		;	clear out the cells of a	ll values
	26						
0001 50D0002D	27	INITCODE:	COPYD	R0, CONXPOS%:	;	RO=X starting Address	
00002 51D00040	28		COPYD	R1, CONVPOS%:	;	R1=V starting Address	
00003 D2000000	29		LOAD	R2,R0	;	R2=Rows of X	
00004 D3100000	3.0		LOAD	R3,R1	;	R3=Rows of V / Cols of X	
00005 20D00002	31		ADDD	R0,R0,H#0002	;	RO=First X data	
00006 21D10002	32		ADDD	R1,R1,H#0002	;	R1=First V data	
00007 57300000	33		COPYR	R7,R3	;	R7=Temp counter of X col	umns
00008 54D00000	34		COPYD	R4,H#0000	;	R4=Col*2 offset begins a	t zero
00009 24D40002		INITLOOP:		R4,R4,H#0002		One more element -> offse	
0000A 37D70001	36		SUBD	R7,R7,H#0001	:	Decrease columns counted	
000B 90000009	37		JA	INITLOOP%:		If still a column, loop	
000C 55000000	38		COPYR	R5,R0		R5=First X data address	
0000D 26540000	39		ADDR	R6.R5.R4		R6=Address of 2nd row, 1s	t column
2720000			COL LIV	15.772.6	,	THE PROPERTY OF THE PARTY OF TH	
000E 35D50002 000F 57200000	40 41 42		SUBD	R5,R5,H#0002 R7,R2		Kludge R5 for looping R7=Number of Rows in X	

Page 3


HALE Listing: v	rector.asm	Mar 13 14:15:	28 1995 Page 2	HALE Listing: v	ector.asm	Mar 13 14:15:28 1995
Addr	Line MATRIX Pr	ogram		Addr	Line MATRIX Pr	rogram
00010 DAD08290 S 00011 25D50002 00012 B0560000 00013 A0000024 00014 50500000 pos 00015 53700000 00016 DB000000 00017 20040000 00018 33D30001 00019 90000016 0001A 50D00004 0001B 30700000 0001C A0000020	43 ADDRA: 44 45 46 47 48 49 ADDLOOP: 50 51 52 53 54 PADCELLS: 55 56 PADLOOP:	ADDD R5, R5, H#0002 CMP R5, R6 JE PASSOUTS%: COPYR R0, R5 COPYR R3, R7 LOAD RA, R0 ADDR R0, R0, R4 SUBD R3, R3, H#0001 JA ADDLOOP%: COPYD R0, NUMCELLS SUBR R0, R7, R0 JE DOMULT%:	; Set to load RA pipe, holding ACC ; Increase X origin by one spot ; See if we've hit the last place ; If so, go to the results pass ; if not, load the next stating X ; Reset the row counter ; load next X into the RA pipe ; Move one row down ; Decrease the row counter ; If not last one, keep looping ; Get the number of cells ; RO=Num Cells - Rows ; Perfect fit, do the mult		85 86 87 88 89 90 91 92 93 94 95 CONVPOS: 96 97 98 99	TIMSUCKS H#0019, H#0021 TIMSUCKS H#0022, H#0023 TIMSUCKS H#0024, H#0025 TIMSUCKS H#0026, H#0027 TIMSUCKS H#0028, H#0029 TIMSUCKS H#0031, H#0032 TIMSUCKS H#0033, H#0034 TIMSUCKS H#0035, H#0036 TIMSUCKS H#0037, H#0038 TIMSUCKS H#0039, H#0000 TIMSUCKS H#0009, H#0001 TIMSUCKS H#0002, H#0003 TIMSUCKS H#0004, H#0005 TIMSUCKS H#0006, H#0007 TIMSUCKS H#0006, H#0007 TIMSUCKS H#0008, H#0009
0001D DBD00000 0001E 30D00001 0001F 8000001C 0002D DAD08110 00021 DB100000 V 00022 21D10002	57 58 59 60 61 DOMULT: 62	LOADD RA, H#0000 SUBD R0, R0, H#0001 JMP PADLOOP%: CLAAI LOAD RB, R1 ADDD R1, R1, H#0002	<pre>; Load a dummy into the RA pipe ; Decrease counter ; Keep looping ; Set for Multiply ; RA loaded, Load the next part of ; Point to the next value of V</pre>	00045 00000000 00046 00000000 00047 00000000 00048 00000000 00049 00000000 0004B 00000000	101 102 CONYPOS: 103 104 105 106 107	TIMSUCKS TIMSUCKS TIMSUCKS TIMSUCKS TIMSUCKS TIMSUCKS TIMSUCKS
00023 80000010 00024 50D00045 00025 F0070000 00026 DAD080D0 00027 20D00002 00028 F0080000 00029 DBD00000 00028 37D70001 0002B 90000027	64 65 66 PASSOUTS: 67 68 69 PASSLOOP: 70 71 72	WRITE RO, R7 CPASS	; Do the next column ; Start at beginning Y ; Write # rows to first position ; Set to pass out answers ; Point to first Y data value ; Write current result out ; Force a value to pop out ; Decrease the counter	0004C 00000000 0004D 00000000 0004E 00000000 0005O 00000000	109 110 111 112 113 114	TIMSUCKS TIMSUCKS TIMSUCKS TIMSUCKS TIMSUCKS
0002C 8000002C 0002D 00040001 0002E 00020003 0002F 00040005 0003D 00060007 00031 00080009 00032 00110012 00033 00130014 00034 00150016 00035 00170018	74 DONE: 75 76 CONXPOS: 77 78 79	JMP DONE%: TIMSUCKS H#0004, H#00 TIMSUCKS H#0004, H#00 TIMSUCKS H#0004, H#00 TIMSUCKS H#0006, H#00 TIMSUCKS H#0008, H#00 TIMSUCKS H#0011, H#00 TIMSUCKS H#0013, H#00 TIMSUCKS H#0015, H#00 TIMSUCKS H#0017, H#00	03 05 07 09 12 14			

Symbol Ta	ble: vector	asm					Page 4	
ACCIN	A 00000008 ADDRA	Company of the Company	A 00000009	ADDD D	D	ADDLOOP	A 00000016	ADDR
ANDR	D	BEGINCOD		BLANK16	A 00000000	CCLEAR	D	CDELINT
A 00000	000C CELLO	A 00000	000 CELL1	A 00000	001			
CELL2	A 00000002	CELL3	A 00000003	CELLP	A 00000020	CINST	A 0000000A	CLAAE
D	CLAAI	D	CLACC	D				
CLRA	D	CMP	D	CMPD	D	CONVPOS	A 00000040	CONXPOS
A 00000	02D CONYPOS	A 00000	045 COPYD	D				
COPYR	D	CPASS	D	CSETDEL	D	CSETDELI	D	DOMULT
A 00000	020 DONE	A 00000	O2C DW	D				
EXTDATA	A 0000000D	INITCODE	A 00000001	INITLOOP	A 00000009	JA	D	JE
D	JMP	D	JSR	D				
LADD	A 00000002	LAND	A 00000004	LCMP	A 0000000B	LCOP	A 00000005	LJA
A 00000	009 LJE	A 00000	OOA LJMP	A 00000	008			
LJSR	A 0000000E	LLOAD	A 0000000D	LOAD	D	LOADD	D	LOR
A 00000	0000 LPOP	A 00000	007 LPUSH	A 00000	006			
LRTS	A 0000000C	LSUB	A 00000003	LWRITE	A 0000000F	LXOR	A 00000001	NARG
A 00000	000 NOP	D	NULL	A 00000	000			
NUMCELLS	A 00000004	OPCODE	D	ORD	D	ORR	D	PADCELL
S A 00000	01A PADLOOP	A 00000	O1C PASSLOOM	P A 00000	027			
PASSOUTS	A 00000024	POP	D	PUSH	D	RO	A 00000000	R1
A 00000	001 R2	A 00000	002 R3	A 00000	003			
R4	A 00000004	R5	A 00000005	R6	A 00000006	R7	A 00000007	RA
A 00000	000B RB	A 00000	00B RETURN	D				
SUBD	D	SUBR	D	TIMSUCKS	D	WRITE	D	XORD

Assembly Phase complete.

0 error(s) detected.

XORR



matrix.lst

188388		SEE.		
		200		
		33000		

HALE Listing: ma	trix.asm	Mar 13 14:12:02 1995	Page 1	HALE Listing: D	natrix.asm		Mar 13 14:12:	02 1995 Page 2
Addr	Line MATRIX Program			Addr	Line MATRIX Pr	ogram		
	1 TITLE MATRIX P	rogram		0000A F0720000	43	WRITE	R7, R2	; Write the # cols to Y
	2 LIST F, W			0000B 60700000	44	PUSH	R7	; Put the Y address on the stack
	3 LINES 50				45			
		1-1-1-1-1-1-1-1-1-1-1	-1-1-1-1-1-1-1-1-1-1-1-		46 ; ~~~~~			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
1-1-1-1-				~~~~~~				
	5 : Matrix Mult As	ssembly Program for use wit	h elRoy Systolic Array Ar		47 ; Calcula	te the	address offset	of one row of X
chitecture					48 ; ~~~~~			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	6 ; Craig Ulmer /	Darrell Stogner	COMPE	~~~~~~				
4500/4510				0000C 57300000	49 COFFSET:	COPYR	R7, R3	; R7=Temp counter of X columns
	7 ;			0000D 54D00000	50	COPYD	R4, H#0000	; R4=Col*2 offset begins at zero
	8 ; No modification	ons or duplications without	the authors' consent	0000E 24D40002	51 COFFLOOP:	ADDD	R4, R4, H#0002	; One more element -> offset by +two
		1-1-1-1-1-1-1-1-1-1-1						
1-1-1-1-				0000F 37D70001	52	SUBD	R7, R7, H#0001	; Decrease columns counted
	10			00010 9000000E	53	JA	COFFLOOP%:	; If still a column, loop
	11				54			
	12 : ***********				55 ; ~~~~~			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
				~~~~~~				
	13 ; Multiply Matr	x X by Matrix M			56 ; Main lo	op for	natrix	
		will generate a transposed	version of Y		57 :~~~~~~			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	15 ;	"III generace a cranopooca		~~~~~~				
	16; Registers	: R7: Constant Rows of X		00011 DAD000A8	58 MATLOOP:	CCLEAR		; Clear out all cells - new vector
	17 ;		loop = X Starting + #Cols			COPYD	RO, CONXPOS%:	; Get X starting address
*2		No. 1 Dase nadiciss of a	100p - Il ocurering , acord	00013 D7000000		LOAD	R7, R0	; R7 = Num Rows of X
4	18 ;	R5: X starting address		00014 20D00004		ADDD	RO, RO, H#0004	; Set to first data value of X
		R4: # Columns of X * 2 =	Rows of V * 2	00015 55000000		COPYR	R5, R0	; Set to first data value of X
	19 ;	N4. # COLUMNIS OF A 2 -	NOWS OI V	00015 35000000		ADDR	R6, R5, R4	; R6=address of 2nd row, 1st column
	20	D2. DA Loon Pour -	Rows of V	00010 20340000 00017 35D50002		SUBD	R5, R5, H#0002	; Kludge R5 for looping
	20 ;	R3: RA Loop Rows = R2: Columns of M counter		00017 33030002	65	3000	1(3,1(3,11110002	, made no rot rooping
	21 ;	R1: Current V Address			66 . ~~~~~	.~~~~~	~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	22 ;	RO: Current X Address			00 ,			
	23 ;	BURNERS AUGULESS		70.000.000.000.000	67 . A now t	rector o	f M Must reini	tialize the cells and counters
	24 ; """""							~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
	25			~~~~~~	00			
	20			00018 DAD08290	69 ADDRA:	CLRA		; Set to load RA pipe, holding ACCS
	20 ; ~~~~~~~~~			00018 DAD00230		ADDD	R5, R5, H#0002	; Increase X origin by one spot
~~~~~~	27 : Initializa th	a M Matrix gountard		00013 23530002 0001A B0560000		CMP	R5, R6	; See if we've hit the last place
		e M Matrix counters				TE	PASSOUTS%:	; If so, go to the results pass
	40 ; ~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		0001B A000002C		COPYR	R0, R5	; if not, load the next stating X p
00000 51000043	20 INITERODE CONTE	D1 COMMDOCS . D1-M	arting Addross		7.3	COLIN	110,110	, it iso, isome bite beauting in p
00000 51D0004A	29 INITCODE: COPYD		arting Address	0001D 53700000	74	COPYR	R3, R7	; Reset the row counter
00001 D3100000	30 LOAD		of M / Cols of X	00010 3370000	75	COLIN	112,11	, Low counters
000002 21D10002	31 ADDD		ress of M's Columns		76		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
00003 D2100000	32 LOAD	R2, R1 ; R2=Colu			76 ; ~~~~~		The second secon	
00004 21D10002	33 ADDD	R1, R1, H#0002 ; R1=Addr	ress of first M data	~~~~~	77 ; Individ	dual man	tor loon	
	34							
	35 ; ~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			18 ; ~~~~	~~~~~		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
~~~~~~		nowe core		00015 0000000	70 1001000	LOND	PA PO	; load next X into the RA pipe
	36 ; Write out Y's			0001E DB000000		LOAD	RA, RO	
	3/ :~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~			ADDR	R0, R0, R4	; Move one row down
~~~~~~				00020 33D30001		SUBD	R3, R3, H#0001	; Decrease the row counter
00005 57D0005D		R7, CONYPOS%: ; Get the		00021 9000001E	0.00	JA	ADDLOOP8:	; If not last one, keep looping
00006 56D00037	39 COPYD		location of X		8.3			
00007 D6600000	40 LOAD		# rows from X		84 ; ~~~~~		~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
00008 F0760000	41 WRITE		he # rows to Y	~~~~~~				
00009 27D70002	42 ADDD	R7, R7, H#0002 ; Point t	o address of Y's Cols					

MATRIX - MATRIX Program

00038 00010002

00039 00030004

0003A 00050006

0003B 00070008

123

TIMSUCKS H#0001, H#0002

TIMSUCKS H#0003, H#0004

TIMSUCKS H#0005, H#0006

TIMSUCKS H#0007, H#0008

matrix let

# V • 			ma	iatrix.ist					
HALE Listing	: matrix.asm	Mar 13 14:12:02 1995	Page 3	HALE Listing: m	atrix.asm		Mar 13 14:12:02 1995	Page	4
Addr	Line MATRIX Progra	m		Addr	Line MATRI	X Program			
	85 ; Pad out the	array if more Cells then # m	ultiplying	0003C 00090011	127	TIMSUCKS	H#0009, H#0011		
	86 :~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	~ 0003D 00120013	128	TIMSUCKS	H#0012, H#0013		

Addr	Line MATRIX P	rogram			Addr	Line MATRIX Pr	ogram		
	85 ; Pad out	the ar	ray if more Cel	ls then # multiplying	0003C 00090011	127	TIMSUCKS	H#0009, H#0011	
	86 ; ~~~~~	~~~~~		~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0003D 00120013	128	TIMSUCKS	H#0012, H#0013	
~~~~~~~					0003E 00140015	129	TIMSUCKS	H#0014, H#0015	
00022 50D00004	87 PADCELLS	: COPYD	RO, NUMCELLS	; Get the number of cells	0003F 00160017	130	TIMSUCKS	H#0016, H#0017	
00023 30700000	88	SUBR	RO, R7, RO	; R0=Num Cells - Rows	00040 00180019	131	TIMSUCKS	H#C018, H#0019	
00024 A0000028	89 PADLOOP:	JE	DOMULT%:	; Perfect fit, do the mult	00041 00210022	132	TIMSUCKS	H#0021, H#0022	
00025 DBD00000	90	LOADD	RA, H#0000	; Load a dummy into the RA pipe	00042 00230024	133	TIMSUCKS	H#0023, H#0024	
00026 30D00001	91	SUBD	RO, RO, H#0001	; Decrease counter	00043 00250026	134	TIMSUCKS	H#0025, H#0026	
00027 80000024	92	JMP	PADLOOP%:	; Keep looping	00044 00270028	135	TIMSUCKS	H#0027, H#0028	
	93				00045 00290031	136	TIMSUCKS	H#C029, H#0031	
	94 ; ~~~~~			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	00046 00320033	137	TIMSUCKS	H#0032, H#0033	
~~~~~~~					00047 00340035	138	TIMSUCKS	H#0034, H#0035	
	95 ; Do the	actual	multiplication		00048 00360037	139	TIMSUCKS	H#0036, H#0037	
				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	00049 00380039	140	TIMSUCKS	H#0038, H#0039	
~~~~~~~					0004A 00090004	141 CONMPOS:	TIMSUCKS	H#0009, H#0004	
00028 DAD08110	97 DOMULT:	CLAAI		; Set for Multiply	0004B 00010002	142	TIMSUCKS	H#C001, H#0002	
00029 DB100000	98	LOAD	RB,R1	; RA loaded, Load the next part of	0004C 00030004	143	TIMSUCKS	H#0003, H#0004	
M					0004D 00050006	144	TIMSUCKS	H#0005, H#0006	
0002A 21D10002	99	ADDD	R1,R1,H#0002	; Point to the next value of M	0004E 00070008	145	TIMSUCKS	H#0007, H#0008	
0002B 80000018	100	JMP	ADDRA%:	; Do the next column	0004F 00090011	146	TIMSUCKS	H#0009, H#0011	
	101				00050 00120013	147	TIMSUCKS	H#0012, H#0013	
	102 ; ~~~~~			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	00051 00140015	148	TIMSUCKS	H#0014, H#0015	
~~~~~~~					00052 00160017	149	TIMSUCKS	H#0016, H#0017	
	103 ; Write o	out answ	vers		00053 00180019	150	TIMSUCKS	H#0018, H#0019	
				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	00054 00210022	151	TIMSUCKS	H#0021, H#0022	
~~~~~~~					00055 00230024	152		H#0023, H#0024	
0002C 70000000	105 PASSOUTS	POP	RO	; Pop off the Y-1 address	00056 00250026	153	TIMSUCKS	H#0025, H#0026	
0002D DAD080D0	106	CPASS		; Set to pass out answers	00057 00270028	154	TIMSUCKS	H#0027, H#0028	
0002E 20D00002	107 PASSLOOP	: ADDD	RO, RO, H#0002	; Point to next Y data value	00058 00290031	155	TIMSUCKS	H#0029, H#0031	
0002F F0080000	108	WRITE	RO, ACCIN	; Write current result out	00059 00320033	156	TIMSUCKS	H#0032, H#0033	
00030 DBD00000	109	LOADD	RB, H#0000	; Force a value to pop out	0005A 00340035	157	TIMSUCKS	H#0034, H#0035	
00031 37D70001	110	SUBD	R7, R7, H#0001	; Decrease the counter	0005B 00360037	158	TIMSUCKS	H#0036, H#0037	
00032 9000002E	111	JA	PASSLOOP%:	; Keep looping if not zero		159		H#0038, H#0039	
00033 60000000	112	PUSH	RO	; Push the Y address for storage		160			
	113				0005D 00000000		TIMSUCKS		
				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	0005E 00000000		TIMSUCKS		
~~~~~~~					0005F 00000000		TIMSUCKS		
	115 : Figure	out nex	ct Column of M		00060 00000000		TIMSUCKS		
				~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	00061 00000000	165	TIMSUCKS		
~~~~~~~							TIMSUCKS		
00034 32D20001	117 MATEND:	SUBD	R2,R2,H#0001	; Decrease M's Column counter	00063 00000000		TIMSUCKS		
00035 90000011	118	JA	MATLOOP%:	; If more columns, keep looping	00064 00000000		TIMSUCKS		
	119	~		, and a design of the party	0000000				
00036 80000036	120 DONE:	JMP	DONE%:						
00022 00040000	121	manager	TEC 1140004 11400						
00037 00040009	122 CONXPOS:		CKS H#0004, H#00						

### matrix.lst

HALE Listing: matrix.asm

Mar 13 14:12:02 1995

Page !

Addr		Line	MATRIX	Program
00065	00000000	169		TIMSUCKS
00066	00000000	170		TIMSUCKS
00067	00000000	171		TIMSUCKS
00068	00000000	172		TIMSUCKS
00069	00000000	173		TIMSUCKS
0006A	00000000	174		TIMSUCKS
0006B	00000000	175		TIMSUCKS
0006C	00000000	176		TIMSUCKS
0006D	00000000	177		TIMSUCKS
0006E	00000000	178		TIMSUCKS
0006F	00000000	179		TIMSUCKS
00070	00000000	180		TIMSUCKS
00071	00000000	181		TIMSUCKS
00072	00000000	182		TIMSUCKS
00073	00000000	183		TIMSUCKS
		184		


MATRIX Multiplication


Similar to MATRIX. Vector program, but Loops the Algorithm to perform All operations. Results are stored in transposed form.


Symbol Tal	ole	e: matrix	.asm							Pag	ge 6	
ACCIN	A	00000008	ACCOUT	A	00000009	ADDD	D		ADDLOOP	A	0000001E	ADDR
D		ADDRA	A 0000001	8	ANDD	D						
ANDR	D		BLANK16	A	00000000	CCLEAR	D		CDELINT	A	0000000C	CELLO
A 0000000	00	CELL1	A 0000000	1	CELL2	A 0000000	2					
CELL3	A	00000003	CELLP	A	00000020	CINST	A	A000000A	CLAAE	D		CLAAI
D		CLACC	D		CLRA	D						
CMP	D		CMPD	D		COFFLOOP	A	000000E	COFFSET	A	0000000C	CONMPOS
A 0000004	AA	CONXPOS	A 0000003	7	CONYPOS	A 0000005	D					
COPYD	D		COPYR	D		CPASS	D		CSETDEL	D		CSETDELI
D		DOMULT	A 0000002	8	DONE	A 0000003	16					
DW	D		EXTDATA	A	000000D	INITCODE	A	00000000	INITY	A	00000005	JA
D		JE	D		JMP	D						
JSR	D		LADD	A	00000002	LAND	A	00000004	LCMP	A	0000000B	LCOP
A 0000000	05	LJA	A 0000000	9	LJE	A 0000000	A					
LJMP	A	80000000	LJSR	A	0000000E	LLOAD	A	0000000D	LOAD	D		LOADD
D		LOR	A 0000000	0	LPOP	A 0000000	7					
LPUSH	A	00000006	LRTS	A	0000000C	LSUB	A	00000003	LWRITE	A	0000000F	LXOR
A 0000000	01	MATEND	A 0000003	4	MATLOOP	A 0000001	1					
NARG	A	00000000	NOP	D		NULL	A	00000000	NUMCELLS	A	00000004	OPCODE
D		ORD	D		ORR	D						
PADCELLS	A	00000022	PADLOOP	A	00000024	PASSLOOP	A	0000002E	PASSOUTS	A	0000002C	POP
D		PUSH	D		RO	A 0000000	00					
R1	A	00000001	R2	A	00000002	R3	A	00000003	R4	A	00000004	R5
A 0000000	05	R6	A 0000000	6	R7	A 0000000	7					
RA	A	0000000В	RB	A	0000000В	RETURN	D		SUBD	D		SUBR
D		TIMSUCKS			WRITE	D						
XORD	D		XORR	D								


Assembly Phase complete. 0 error(s) detected.


Appendix C: Circuit Schematics
































Appendix D: Bibliography

## Bibliography

Ashenden, P. J., *The VHDL Cookbook*, 1st ed., University of Adelaide, South Australia, Department of Computer Science, 1990.

Baker, Louis, VHDL Programming, John Wiley & Sons, Inc., New York, New York, 1993.

Kung, H. T., Warp Experience: We Can Map Computations Onto a Parallel Computer Efficiently, Carnegie Mellon University, Department of Computer Science, 1988.

Kung, H. T., Why Systolic Architectures?, Carnegie Mellon University, Department of Computer Science, 1982.

Mead, C., Conway, L., *Introduction to VLSI Systems*, Addsion- Wesley Publishing, 2nd. ed., 1980.

Patterson, D. A., and Hennessy, J. L., Computer Organization and Design: The Hardware/Software Interface, Morgan Kaufmann Publishers, San Mateo, California, 1994.

Schafer, R. W., and Openheim, A. V., *Discrete-Time Signal Processing*, Prentice Hall, Englewood Cliffs, NJ, 1989.

Strang, Gilbert, *Linear Algebra and Its Applications*, 3rd ed., Harcourt Brace Jovanovich College Publishers, Orlando, FL, 1986.

Synopsys, Inc., Synopsys: VSS Family Tutorial, 1994.

Texas Instruments, *User's Guide: Digital Signal Processing Products*, Texas Instruments Incorporated, 1990.

Wakerly, J. F., Digital Design Principles and Practices, Prentice Hall, Englewood Cliffs, New Jersey, 1990.